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Abstract
Multi-port converter design and analysis presents one of the most intriguing chal-
lenges in the incorporation of renewables in the power grid. Choice of topology is of
paramount importance to improve the power conditioning. To this effect, the C`uk
topology can be a suitable candidate : low Electromagnetic Interference (EMI), low
component count, simplified Maximum Power Point Tracking (MPPT) and power man-
agement, reduction of filter capacitor requirement, high efficiency. This thesis revis-
its the concept of integrated magnetics in the C´uk topology and uses it judiciously
to achieve the aforementioned requirements, by generating ripple-free currents at two
terminals, independent regulation of two outputs in addition to magnetic integration.
However, till date, no completely deterministic method has existed to design the inte-
grated magnetic version of the C´uk converter. Two different methods, adopted from
the area-product and the Kg (geometrical constant) methods are explored to design the
two-port version of this converter. The area-product method is validated by means of
experimental results on a 250W prototype. The ideas are then extended to a three-
port version, but with the addition of another feature: independent regulation of two
output ports. This is achieved by means of a combined Continuous Conduction Mode
(CCM)-Discontinuous Conduction Mode (DCM) operation, but without sacrificing the
ripple-free nature of currents on two of the ports. The non-isolated version of this con-
verter, meant for modular use in a microconverter architecture, is validated by means
of simulation and experimental results on a 150W prototype.
A soft-switching scheme has also been demonstrated for a three-port converter with
integrated magnetics. This has an active-clamp Zero-Voltage Switching (ZVS) turn-on
circuit with the addition of a Zero-Current Switching (ZCS) turn-off. The design of the
external components and simulation results for the same are presented as well.
Finally, with the ever-increasing adoption of wide bandgap devices and planar mag-
netics in power electronics, it makes sense to get rid of the isolation transformer alto-
gether for PV-to-grid applications, since isolation is not an imposed standard in PV
power systems. Two C´uk converter based topologies are proposed which are hybrid
charge-pump/inductive converter circuits. Simulation results are presented for the same.
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Chapter 1
Introduction
Climate change is the gravest threat facing humanity [1]. Nearly 97 percent of the
scientists believe that its caused by greenhouse gases due to human activities [2]. To
combat this threat, two low-hanging fruits to generate electricity are the wind resource of
25-70 TWy/yr, and a three-orders of magnitude larger solar resource of 23,000 TWy/yr
[3], both of which can also be used to electrify transportation [4].
For utilizing solar to generate electricity, without water-cooling required in concen-
trated solar plants [5], we have the following options: utility-scale solar, community-solar
gardens and roof-top PVs. According to [6], the rooftop PV potential in the United
States is 1,118 gigawatts of installed capacity and 1,432 terawatt-hours of annual en-
ergy generation, which equates to 39% of total national electric-sector sales, which is
enormous. Given that residences already have a roof and thus dont require purchasing
of land and all the associated regulatory and policy issues, the Master Plan, Part Deux
[7]of Elon Musk to create stunning solar roofs with seamlessly integrated battery stor-
age makes a great deal of sense combining PV panels and battery storage with roof
shingles. The continuing drop in solar prices bode well for this trend [8].
Mortal Threat to Solar: However, there is a mortal threat to this promising
solution. Utilities are looking at solar as detrimental to their survival for valid reasons.
This has to do with the “duck curve” shown here [9] in Fig. 1.1. It shows that during
midday when the PV generation peaks, the utilities have a large over-generation ca-
pacity, while they have to supply the peak power in the early evening hours when the
demand is high, as people return home and the solar output declines. Also, the ramp
rate is very significant projected in 2020 to be 14,000 MWs in just a few hours. Utilities
1
2buy the peak power from low-efficiency power plants using single-cycle gas turbines at
almost twice the cost compared to the revenue they get from customers. Therefore, the
utilities face a double whammy losing revenue by not selling their product while having
to maintain the infrastructure, and having to purchase electricity at much higher cost
at peak hours. These peaking plants are also very inefficient, resulting in a great deal
of GHG emissions.
Figure 1.1: “Duck” Curve [9]
As a consequence, the states like Nevada have rolled back the clock on net metering
and the PUC order tripled the fixed charges solar customers will pay over the next
four years and reduced the credit solar customers receive for net excess generation by
three-quarters [10]. As a consequence, most of the solar installers have left Nevada with
job losses in thousands. A similar threat on a much larger scale may be looming in
California and other states with much bigger potential for roof-top solar [11], where
many utilities have rulings passed in their favor, similar to Nevada. Another concern
has to do with the grid stability. Variable generation due to renewables such as solar
can make the electric grid become unstable if a large amount of generation suddenly
either comes-on or goes-off due to a fast-moving cloud cover, for example. A number
3often mentioned is that up to 20 percent renewables is manageable but no more. Solar-
friendly Germany, Europes champion for renewable energy, hoping to slow the burst
of new renewable energy on its grid, has eliminated an open-ended subsidy for solar
and wind power and put a ceiling on additional renewable capacity [12]. But if we are
serious about combating climate change, we should dream of a much larger percentage
perhaps 100 percent that is possible [13]. There are other pesky issues such as sudden
change in output from solar, leading to rapid voltage fluctuations causing irritating light
flicker. If not addressed, these problems may kill solar in its infancy.
Making the Case for Distributed Battery Storage: Batteries can store some
of the peak energy generated during midday and supply it back during the early evening
hours, thus leveling the load seen by the utilities. Thus the utilities will be able to use
their base generation and avoid peaking units that are more expensive to use and more
polluting. In doing so, the distributed battery storage has many advantages. This will
result in less losses in transmitting electricity on the distribution network by having
the energy available at the load site where its needed. Also, when the electricity is
transmitted, the network is not highly loaded, avoiding a condition that results in higher
power losses. By energy storage, the rate of change in the PV output can be reduced,
leading to much higher than 20 percentage of renewables before the stability of the grid
becomes an issue. Adding extra conventional capacitors or using super-capacitors [14]
that allow fast charge/discharge, the problem of flicker can be mitigated. There is a
great deal of ongoing research in batteries for automotive and grid applications [13]
with significant room for potential advances. However, the topologies proposed in this
thesis are agnostic of the battery type and should be able to deal with any battery
charge/discharge characteristic.
1.1 Multi-port DC-DC power conversion
The Multi-Port Power Electronic Interface (MPEI) is shown in Fig. 1.2. The simultane-
ous requirements are that the PV should operate at their maximum power point at all
times, the storage battery should be able to supply/sink power independently, and the
utility port should have a large capacitor that is able to store energy for power-exchange
with the utility.
Towards this objective, the dc-dc converter has three ports: 1) a PV-port, 2) a
battery-port, and 3) the utility-port with large capacitance (or super-capacitors) to
4supply the single-phase utility grid through a micro-inverter.
Figure 1.2: Integrated PV interface with storage
The unique characteristics of this interface are as follows: 1) The PV-port can
maintain independently the PV output at the maximum power point (MPP), and the
battery-port has the bidirectional power flow capability and can be independently con-
trol the desired charge/discharge rate of the battery; 2) The currents at the PV-port
and the battery-port are almost ripple free (no need for extra filters); 3) The current at
the utility-port is allowed to have a large ripple because of a large capacitor (or super-
capacitors) have a large high-frequency current-carrying capability; 4) A high-frequency
transformer may be part of this circuit, in that case the voltage across the capacitor at
the utility-port can be much higher, e.g., the PV and the battery may be around 30
volts while the utility-port may be at 400 V to supply power into the single-phase utility
through the micro-inverter; and 5) The voltage across the capacitor at the utility-port
is allowed to vary a great deal while the interface is operating to mitigate flicker by
rapid power transfer from the capacitor.
1.2 State-of-the-Art
There are many approaches to solving the multi-port problem for integrating renewables
with storage. All of the existing topologies can be grouped into three main sub-divisions:
non-isolated [15, 16, 17, 18, 19, 20], partially isolated [21, 22, 23, 24] and fully isolated
[25, 26, 27, 28]. As far as three-port topologies are concerned, we will be evaluating
[15, 16, 17, 18, 19, 20] since only those are relevant to the multi-port converter discussed
in Chapter 6 of this thesis. In [15], a combination of three boost converters and one
buck-boost converter was used on the input stage, which offered continuous current on
5the PV side but did not eliminate the switching ripple. A three input boost converter
was proposed in [16], which had switching ripple on the input current and multiple
decentralized control loops. Reference [17] used a modified three-input buck-boost con-
verter but required additional filtering components. Also, it can only offer step-up dc-dc
conversion. A family of non-isolated multiport topologies was proposed in [18], how-
ever, it uses competitive unified mode selection and independent control of some ports
is lost. Wu et al.[19] describes an integrated three-port converter (TPC) which uses
two active-clamp circuits to achieve converter control using the same duty ratios in two
different modes. In [20], a modular multilevel approach is used for interfacing multiple
sources and multiple loads, but there is no concept of a storage port. The topologies
described thus far did not use integrated magnetics.
1.3 Outline and Contributions of the Thesis
1.3.1 A Systematic Design Method and Verification of a Zero Current
Ripple Interface for PV-to-Battery Applications
Figure 1.3: PV-to-Battery Interface
A systematic method of designing a zero terminal current ripple integrated mag-
netic C´uk converter for Photovoltaic (PV)-to-Battery applications is presented in this
section. This converter is shown in Fig. 1.3. The four winding coupled inductor design
consists of two inductors and a two-winding transformer coupled on a common EE-core.
The core design uses a simplified flux-reluctance model to arrive at the Area Product
formulation for this kind of four winding structure. The zero-ripple condition in the
terminal currents is achieved by controlling the coupling coefficients by means of air-
gap reluctances in the core. Unlike the earlier designs for this converter, it provides a
completely analytical approach to design this converter for a range of duty ratio. The
6validity of the proposed method is confirmed using finite element analyses (both 2-D and
3-D), thermal validation and circuit simulations in PSpice. The zero-ripple condition is
verified experimentally.
1.3.2 A Copper-loss Based Design Method and Verification for a Zero-
ripple Interface for PV/Battery-to-Grid Applications
A systematic design of a zero-ripple C´uk converter for PV/Battery-to-grid dc-dc con-
version is presented. This work derives the copper loss geometrical constant (Kg) for
this kind of integrated magnetic core using a simplified yet intuitive flux-reluctance
model. Unlike earlier designs, the design procedure is completely analytical and valid
for a range of duty-ratio operation. Verification is done by finite element methods and
circuit simulations.
1.3.3 Active-Clamp Soft-Switching of a Three-Port Integrated Mag-
netic C´uk converter
The proposed topology is shown in Fig. 1.4. A key objective is to investigate the
tradeoff due to addition of snubber and soft-switching components against the basic
design of integrated magnetic components. The motivation of adding the soft-switching
components is explained. The active-clamp circuit with the addition of a switch and
clamp capacitor achieves the ZVS turn of both the primary side switches. The passive
snubber branch with the extra inductor and capacitor add a ZCS turn-off of the primary
side switches. The various stages in the soft-switching process are explained. The design
considerations for all these components are explained from a nominal set of specs: power,
voltage conversion ratio, and nominal duty-ratio. Finally, the trade-offs due to addition
of these extra components on the zero-ripple condition is then presented.
Figure 1.4: Soft-Switching 3-port Integrated Magnetic C´uk Topology
71.3.4 A Modified Three-Port C´uk Converter with Zero Ripple Ter-
minal Currents on Two Ports and Independent Regulation of
Output ports
A modified version of the three-port conventional C´uk converter is discussed in this part
of the thesis. The converter utilizes a three winding integrated magnetic structure on a
EE-core for steering the ripple current of two terminals to a magnetizing inductance at
the point of common coupling (PCC) of the two ports. The core design uses a simplified
flux-reluctance model for an EE-core to arrive at the Area Product formulation for this
structure. The zero-ripple condition in the two terminals is achieved by controlling the
air-gap reluctances in the core. The converter uses a combination of continuous and
discontinuous conduction modes to achieve independent voltage regulation of the two
outputs. The target application is from interfacing solar PV with batteries and super-
capacitors which can interface with a microinverter. The zero-ripple ports are designed
to be PV and batteries which operate in Continuous Conduction Mode (CCM) and
the third port (supercapacitor) operates in Discontinuous Conduction Mode (DCM).
The setup is shown in Fig. 1.5. The validity of the proposed method is confirmed
using circuit simulations in PSpice. The magnetics design process is supplemented with
the help of finite-element modelling (FEM) calculations. The converter is bidirectional
other than at the PV port. All the power flow modes are discussed in detail along with
simulation and experimental results.
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8Figure 1.6: One of the High Step-up Transformerless Topologies Proposed in this Thesis
1.3.5 Transformerless High Step-up Hybrid Charge Pump C´uk con-
verter
In order to accelerate the adoption of solar PV, it is important for it to keep pace with the
latest trends in power semiconductor devices and state-of-the-art passive design. This
is accomplished by the use of wide-band gap devices and planar magnetics at very high
switching frequencies (> 500 kHz). This is usually a problem with topologies requiring
transformer isolation, because it excites the interwinding capacitance in these magnetic
devices at such high frequencies. On the other hand, it is very difficult to get high
conversion ratios (>3) with non-isolated dc-dc converters due to parasitic resistances
[29].
A couple of topologies, a half-bridge (Fig. 1.6) and a full-bridge variant of a diode-
capacitor ladder hybrid C´uk converter are proposed to address this problem. The origin
of this converter is from adding an extra term to the volt-second balance equation,
as is explained in a later chapter. The comparisons with Middlebrook’s topology [30],
which is predominantly inductive in nature, are laid out, which show that the proposed
topology has a lower switch count for sufficiently higher conversion ratios.
Chapter 2
Integrated Magnetics
2.1 Rationale
The basic principle of a two-winding transformer is : An ac voltage waveform on the
primary winding induces a proportional voltage waveform on the secondary winding,
on account of the same flux flowing in the core. The cause-and-effect can be reversed,
i.e., when the voltage waveforms on two magnetic devices are the same, they can be
coupled on to a single magnetic core as demonstrated in Fig.2.1. The advantages are
twofold : size and weight reduction, as well as performance improvement, as will be
demonstrated.
For example, consider the separate inductor windings in Figure 2.1. The positive
polarity terminals on each winding are marked with a dot. We have
i1 i2
vL1 vL2
+
-
+
-
Φ1,dc+Φ1,ac Φ2,dc+Φ2,ac
Un-coupled structure
i1
vL1
+
-
Φ1,dc+Φ2,dc+Φ1,ac
+
-
vL2
Coupled structure
i2
Figure 2.1: (a) Separate Inductors (b) Coupled Inductor Structure
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Figure 2.2: Basic C´uk converter
∫
vL1dt =
∫
vL2dt (2.1)
∆φl1 = ∆φl2 (2.2)
Hence no ac flux flows through the center branch and it can be eliminated. The dc
fluxes add up, according to the principle of superposition. However, the air-gap needs
to be increased in order to maintain this linearity.
For the basic C´uk converter (Fig. 2.2), it has this fortunate property of identical
voltage waveforms across the inductors. Hence the total ac flux in the center branch
(in Fig. 2.1) is zero, and can be removed. This leads to a smaller, lighter magnetic
component but with the same power density. This directly leads to removal of additional
core losses, thereby increasing efficiency.
Magnetic Scaling Law
For a transformer, or coupled inductor with identical voltage waveforms, the maxi-
mum voltages that can be supported without saturation on the primary and secondary
windings are :
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V1 = 4N1BmaxSfs (2.3)
V2 = 4N2BmaxSfs (2.4)
where Bmax=max. flux density in the core, S= cross-section, fS= switching fre-
quency, and N1 and N2 are the turns of each winding. Also the window area W of the
two-winding core in Fig. 1 is fully utilized when
kW =
N1I1 +N2I2
J
(2.5)
where k is the empirical fill factor of the windings, and J the current density, usually
about 2-4 A/mm2. Hence the power handling capacity of the magnetic structure is given
by
P = V I ∝ kWS ∝ l4 ⇒ V (vol.) ∝ P 3/4 (2.6)
It is clear that the volume/weight of a magnetic device as a function of the linear
dimension (l) goes up slower than the power handling capacity. Therefore, significant
increase in power density can be obtained by integrating the magnetics structure. Apart
from this, special converters (like C´uk) with identical voltage waveforms can have the
additional advantage of the ripple-steering effect, as explained in the next section.
2.2 Ripple-Steering Phenomenon
This is a very general result and can be applied to all switching converters where the cou-
pled inductor technique can be practiced to advantage. This is an ac phenomenon and
works even under no-load condition, barring non-idealities. For a 2-winding inductor,
we have the following equations:
vL1 = L11
di1
dt
+ LM
di2
dt
(2.7)
vL2 = LM
di1
dt
+ L22
di2
dt
(2.8)
The equations can be rearranged as
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L11 − LMA
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Figure 2.3: T-model of Coupled Inductor
vL1 = (L11 −
LM
A
)
di1
dt
+
LM
A
d
dt
(i1 +Ai2) (2.9)
vL2 = (L22 −ALM )
di2
dt
+ALM
d
dt
(
i1
A
+ i2) (2.10)
Equations(2.9) and (2.10) mean the coupled inductor can be represented as the
following 2-winding transformer (Fig. 2.3).
In order to have zero ripple current for the second winding, di2dt = 0. This happens
when the voltage across L22 −ALM is zero. Solving the circuit (Fig. 2.3) gives
L11 = LM (2.11)
⇒ n = k (2.12)
where n =
√
L11/L22, k =
LM√
L11L22
(coupling coefficient)
Similar conditions can be derived for more complex magnetic structures. However,
these design conditions are not practically very useful. A more physical, yet determin-
istic method is discussed in the next chapter for the 2-port integrated magnetic C´uk
converter.
Chapter 3
Two-Port Integrated Magnetic
C´uk converter for PV-to-Battery
Applications
3.1 Introduction
DC-DC converters for interfacing PV panels to batteries are a topic of interest due to
the growing interest in harvesting and storing energy from renewable sources. The main
requirements of a converter in such an application include a wide conversion range (step-
up/step-down), isolation to mitigate ground leakage currents [31, 32] and low terminal
electromagnetic interference (EMI) [31, 32]. The boost converter is usually the topology
of choice for simplicity of operation [33, 34, 16]. The Single-Ended-Primary-Inductor-
Converter (SEPIC) is also used in certain cases [35], however it offers low ripple only
on one terminal just like the boost. Resonant topologies [36] have also been proposed.
However, the problem of EMI in power converters, as alluded to in [33, 34] can be
addressed better by the isolated C´uk converter [37]. Other applications include dc back-
up energy systems for uninterruptible power supplies (UPS), high-intensity discharge
lamps for automobiles, and the telecommunications industry [38, 39, 40], brushless DC
drives [41].
The integrated magnetic isolated C´uk converter proposed here is primarily to be
used as a front-end step-up DC-DC stage for charging a high voltage battery pack (100-
400 V) from a PV panel, whose voltage ranges from 30-40 V (Fig. 3.1). Additionally,
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Figure 3.1: Application for the C´uk converter
it can be a good candidate for solar automotive applications [42, 43]. Being a current-
fed converter, it can interface with PV with relative ease. The galvanic isolation in
the structure mitigates ground leakage currents. Finally, low ripple input and output
currents mean that the PV capacitor requirement can be reduced, while nearly dc
current is fed into the battery. The idea of this integrated magnetic converter is not
novel in itself [37]. An analytical condition on the inductance matrix, as shown in
Section II, can be derived which shows that the zero-ripple terminal current operation
is theoretically possible. There are a few notable solutions to date [44, 45, 46, 47], but
are mostly semi-analytical. For example, [44] has deficiencies in picking the area-product
simply because the formulation does not have all known parameters and require initial
estimates of certain inductances. In [45], the authors define a “leakage parameter”, and
provide a set of values of that parameter for a number of EE-cores. The treatment
in [46, 47] is more circuit-oriented. However, this characterization requires a priori
knowledge of the winding arrangement in addition to the core dimensions. Lack of a
systematic method determining the power converter requirements into a viable magnetic
design has prevented the integrated magnetic C´uk converter from being used.
The content of this chapter first appeared in [48]. The following sections describe in
more detail the design of this complex converter.
3.2 Description of the Converter
The converter schematic is shown in Fig. 3.2. Regarding the magnetics design for the
converter, with the four-winding coupled inductor with windings designated by numbers
in Fig. 3.2, we have the following set of equations:
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
v1
v2
v3
v4
 =

L11 L12 L13 L14
L12 L22 L23 L24
L13 L23 L33 L34
L14 L24 L34 L44
× ddt

i1
i2
i3
i4
 (3.1)
where Ljj = self-inductance of j
th winding, Ljk = mutual inductance between j
th
and kth winding (j 6=k), and j, k∈{1, 2, 3, 4}.
The voltages v1, v2, v3, v4 are proportional to each other [16]. Hence we have v2 =
nv1, v3 = v1 and v4 = nv1. For zero-ripple in i1 and i2, their time derivatives must be
zero at all times. This provides the following analytical conditions for the inductances
defined in (1):
nL14 = L24, L23 = L34, L24 = L44, L13 = L33, L14 = L34, nL13 = L23 (3.2)
Although achieving these conditions in the inductances is the end goal, these equa-
tions provide very little insight into the magnetic design process. What we need is a
core structure and a method to do an approximate design which gives us the winding
turns and conductor dimensions for each winding. This is explained in the next section.
This reduces the problem to simply a matter of picking the correct air-gap at which
the relationships in (2) will hold true, which is determined by Finite-Element-Modelling
(FEM).
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Figure 3.3: Uncoupled Isolated C´uk converter
3.3 Area-Product of the Integrated Magnetic Core
In terms of the design method, the area-product approach[49, 50] is chosen over the
geometrical constant methods (Kg and Kgfe) [49, 29] due to the ready availability of
area-product data by vendors. The Area-Product Method is modified from its classical
inductor design counterpart to design this four-winding coupled inductor structure to
suit the application and incorporate the zero current ripple condition. The formulation
of the area-product requires consideration of the following:
3.3.1 Magnetizing Inductance of the Isolation Transformer
The basic idea for zero-ripple is to shift the current ripple in windings 1 & 2 (input and
output inductors) to the magnetizing inductance of the isolation transfomer (Windings
3 & 4) via a coupled magnetic pathway as explained by C´uk in [51]. For this purpose,
initially we consider that the input and output inductors are kept separate from the
isolation transformer (in an isolated C´uk converter) in Fig. 3.3, and we designed the
input and output inductors according to their ripple specification (same for both), for
the peak-to-peak ripple in each, we would have:
∆iL11 = frIpv (3.3)
∆iL22 = frIg (3.4)
where fr = fraction of dc value of the corresponding inductor currents, and Ipv
and Ig are the dc values of the currents through windings 1 and 2 respectively. If the
peak-to-peak ripple in magnetizing current is ∆iM , then we have total ripple in the
magnetizing inductance (referred to primary) as
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∆iM = ∆iM |transformer + ∆iM |inductors
≈ ∆iM |inductors = ∆iL11 + n∆iL22 = fr(Ipv + nIg) (3.5)
since the ripple due to just the transformer magnetizing current is approximately zero
because the windings 3 and 4 are tightly coupled.
For a fully-efficient C´uk converter,
Ig =
Ipv(1−D)
nD
where D = duty-ratio of S1 (3.6)
During the interval when S1 is on, a voltage of Vpv is applied across the magnetizing
inductance, since the steady state voltage across Ca (Fig. 3.2) is Vpv. This gives:
∆iM =
VpvD
Lpfs
(3.7)
where fs = switching frequency, Lp = isolation transformer magnetizing inductance.
From (5)-(6) we have
∆iM =
frIpv
D
(3.8)
From (7) and (8), then
Lp =
D2Zpv
frfs
(Zpv = PV source impedance) (3.9)
Since the converter will operate at the maximum power point of the PV panel for
maximum utilization, it seems reasonable to pick
Lp =
D2maxZMPP
frfs
(3.10)
where ZMPP = Zpv at maximum power point. For a PV panel, the stable region of
operation is to the right of the maximum power point (MPP) on the P-V curve. For any
given battery voltage, operation at maximum duty ratio of a C´uk converter corresponds
to the MPP (hence DMPP = Dmax).
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Figure 3.4: Core Structure and Flux Reluctance Model
3.3.2 Core Structure, Zero-ripple and Peak Flux Density
An EE-core with the same air gap across all the limbs is chosen for symmetry reasons
and tunability as explained in [45]. The windings are placed as shown in Fig. 3.4.
The difference from the conventional transformer lies in the fact the windings on the
center limb have an air-gap as opposed to a conventional transformer, apart from being
coupled to two other inductors. The reason for this is because it allows better control
of the reluctance of the core and makes it less sensitive to error [52]. At very low air-
gap, the inductances vary rapidly and the design point is not suited for the zero-ripple
phenomenon. However, although the air-gap increases leakage between windings 1 and
3, 2 and 4, the windings 3 and 4 are still tightly coupled and the voltages in them
proportional. The corresponding flux-reluctance circuit is obtained by removing several
negligible leakage flux components and clubbing together the others similar to [46]. The
reluctances are defined in terms of a reluctance parameter R, where
R = 2x
µ0Ac
(
x
2
= spacer airgap) (3.11)
R/2 and R/4 represent the reluctances due to air-gap in the three limbs, while
Rl, Rl1 and Rl2 represent those due to leakage as shown in Fig. 3.4. The zero-ripple
condition derived in [53] dictates that:
Npv
Np
= 2 +
x
l
= f (3.12)
where l = “leakage parameter”[45]. The leakage parameter has the dimensions of
length and models the center limb leakage flux path, i.e., Rl = lµ0Ac . ‘f ’ is a turns ratio
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which is later used in deriving the area product.
Npv = No. of turns of winding 1, Np = No. of primary turns (winding 3).
Ns(secondary turns(winding 4)) = nNp (3.13)
Ng(winding 2) = nNpv (3.14)
Applying KCL and KVL to the magnetic circuit of Fig. 3.4 yields:
Npvipv + φ1
R
2
+ φ
R
4
+Npip +Nsis = 0 (3.15)
Ngig + φ2
R
2
+ φ
R
4
+Npip +Nsis = 0 (3.16)
φ = φ1 + φ2 (3.17)
Solving (15)-(17) for φ1, φ2 and φ yields the following equations:
φ1 =
1.5Npvipv − 0.5Ngig +Npip +Nsis
R (3.18)
φ2 =
1.5Ngig − 0.5Npvipv +Npip +Nsis
R (3.19)
φ =
Npvipv +Ngig + 2(Npip +Nsis)
R (3.20)
Peak flux densities are needed to in order to find the correct core cross-sectional
area Ac. To find it, we use the following assumptions:
• ipv and ig are purely dc. (Zero-ripple terminal currents)
• The converter is 100% efficient: VgIgVpvIpv = 1.
• VgVpv = nD1−D . This equation ceases to be valid beyond D > 0.75 due to the influence
of parasitic resistances.
Using the above two assumptions, and the first equation in (6), we can show that (Re-
fer Appendix A) at quasi-steady state the peak flux densities corresponding to φ2, φ1, φ
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are
Bˆ2 =
NpvIpvfφ2(D) + 2 ∗max(Npip +Nsis)
RAc (3.21)
Bˆ1 =
NpvIpvfφ1(D) + 2 ∗max(Npip +Nsis)
RAc (3.22)
Bˆ =
NpvIpvfφ(D) + 2 ∗max(Npip +Nsis)
RAc (3.23)
where
fφ2(D) =
2(1.5− 2D)
D
(3.24)
fφ1(D) = 2
(
2− 0.5
D
)
(3.25)
fφ(D) =
1
D
(3.26)
The second term in the above three expressions (24)-(26) is common for all the
three limbs. Assuming that the converter operates close to the MPP of the PV panel,
the quantity NpvIpv is fairly constant. Therefore, fφ2 , fφ1 and fφ decide the peak flux
densities in the core. These functions are plotted in Fig. 3.5. It is seen that the limb
with winding 1 has the most flux density for D <= 0.5 while the limb with winding
2 has the most flux density for D >= 0.5. The absolute maximum flux density across
the three limbs of the core is Bpeak = Bˆφ2 |D=0.3 for D∈(0.3,0.75). Another interesting
observation is that the peak flux density increases rapidly beyond D = 0.3. We see why
it is a good choice to limit the minimum value of D to 0.3.
3.3.3 Window Area
The primary, secondary and the PV windings (windings 1,3 and 4) are in the left window
of the EE-core while the primary, secondary and the battery windings (windings 2,3 and
4) as shown in Fig. 3.6. Using equations (6) and (12)-(14), the window areas can be
expressed as (kCu is the fill factor and Jrms is the current density in all the windings)
Aw1 =
fNpIpv +Npip,rms + nNpis,rms
kCuJrms
=
aw1fNpIpv +Npip,rms + nNpis,rms
kCuJrms
(3.27)
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Figure 3.5: Determination of max. flux density
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Figure 3.6: Window Area Determination
if the left window is used to design the core, and
Aw2 =
1−D
D fNpIpv +Npip,rms + nNpis,rms
kCuJrms
=
aw2fNpIpv +Npip,rms + nNpis,rms
kCuJrms
(3.28)
if the right window is used to design the core.
where aw1 = 1 and aw2 =
1−D
D . It is evident that aw1 and aw2 decide which window
area is larger and at what duty ratio. These are plotted in Fig. 3.6 as a function of D.
It is seen that selecting aw2 (henceforth Aw2) at D = 0.3 takes care of the entire design
space, since in the actual physical core, both window areas are identical, and this will
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be the worst case design. The final expression is:
max(Aw) = Aw2|D=0.3 =
(
NgIg +NpIp +NsIs
kCuJrms
)∣∣∣∣∣
D=0.3
(3.29)
It is seen that the worst cases occur at D = 0.3 for both peak flux density and
window area. Hence it would be a natural choice to define the worst case area product
at this point, as will be demonstrated in the next section.
3.3.4 Area Product
D∈(0.3, 0.5) :
From (13) & (22) (peak flux density),
Np =
Bˆ1AcR
2f(1.5−2D)
D Ipv + 2 ∗max(ip + nis)
(3.30)
From (25) (window area),
Np =
Aw2kCuJrms
f(1−D)
D Ipv + ip,rms + nis,rms
(3.31)
D∈(0.5, 0.75):
From (21) (peak flux density),
Np =
Bˆ2AcR
2fIpv(2− 0.5D ) + 2 ∗max(ip + nis)
(3.32)
From (25) (window area),
Np =
Aw1kCuJrms
fIpv + ip,rms + nis,rms
(3.33)
The total core reluctance at sufficiently large air-gap seen by the windings 3 & 4
can be evaluated to R/2. This is true when x2 > 10lmµr , where lm is the mean magnetic
path length of the EE core and µr is the relative permeability of the Ferrite Core. This
condition is derived in Appendix (B). Hence the primary magnetizing inductance is
Lp =
2N2p
R (3.34)
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From (30)-(34), we can deduce the area product:
Ap(Area Product) = AcAw =
LpIIˆ
2BˆkCuJrms
(3.35)
where Bˆ = Bˆ1 if D∈(0.3,0.5) and Bˆ = Bˆ2 if D∈(0.5,0.75). Also
Iˆ =
2fIpv(1.5−2DD ) + 2 ∗max(ip + nis) if D∈(0.3, 0.5)2fIpv(2− 0.5D ) + 2 ∗max(ip + nis) if D∈(0.5, 0.75). (3.36)
and
I =
nfIg + ip,rms + is,rms if D∈(0.3, 0.5)fIpv + ip,rms + is,rms if D∈(0.5, 0.75). (3.37)
The expressions for ip,rms and is,rms are derived in the Appendix(C). It can be
seen that Ap is a complex function of D, provided the parameters of the PV panel are
provided.
An iterative design algorithm is outlined in the flowchart of Fig. 3.7. Once an
appropriate core is picked for the worst case design and Np calculated, the air-gap is
computed using an accurate expression of inductance (see Appendix(C)). This is neces-
sary because the inductance varies very rapidly near zero air-gap and the approximate
equation (31) is no longer adequate. However, we cannot use the actual equation in
formulating the expression of area product because it requires knowledge of the mean
magnetic length and core permeability, but the core is not yet known to us. The validity
of the design is therefore verified by the condition g = x2 <
10lm
µr
. If this condition is sat-
isfied, it means the approximate equation (34) is valid and hence so is the area product
expression. Additionally, the ratio Npv/Np needs to be fairly accurate, i.e., 2.25, hence
the minimum integer value for Np needs to be 4 in order to have integer number of
turns on all the four windings. If either of these two conditions are violated, Np needs
to be increased from the intial value Np0. However, now there is the additional problem
that the windings will no longer fit in the core window according to (24)-(25). Hence a
custom version of the original core with the same area product, but with a more skewed
aspect ratio is needed as shown in the flowchart of Fig. 3.7.
24
Assemble Design Inputs:�,�� .�� ,���� ,��� ,���� , ���(���),���� Compute ��(�)and maximize it
Pick Core with �� > �� ,���Compute �� = �� �̂������
Compute � = ��2�0��2�� − ��2�� Is � < 10����and �� < 4?
Is �� = ��0?Design Outputs:−�� ,��� ,�� ,��− ��� ,��(����� ��������� ���������)−�� ,�� , �� ,��(���� ��������� ����������)
�� = �� + 1
Custom core:�� = ����0 �� ,����� = ��0�� �� ,���
No
Yes
Yes
No
Figure 3.7: Core Selection and Winding Design Flowchart
3.4 Converter Specifications and Design Process
The specifications for the SW 270 mono panel [26] and other relevant design parameters
chosen are outlined in Table I.
The material used is the 3C94 power ferrite available from Ferroxcube. The Ferrite is
designed for use up to 300 kHz, beyond which core losses become significant. Please note
that although Bsat for 3C94 material is specified as 0.47 T in the datasheet, a derating
factor of approximately 70%[27] is applied to take into account thermal degradation,
which means the actual value of Bsat used in the design is 0.33 T. The choice of factor
f was due to guidelines given in [16]. With these constants, the area-product is plotted
as a function of duty-ratio (D′ = 1−D) in Fig. 3.7.
In Fig. 3.8, Ap1 denotes the expression of area product from (32) for D∈(0.3,0.5)
used for the entire D∈(0.3,0.75) while Ap2 denotes the expression of area product from
(32) for D∈(0.5,0.75) used for the entire D∈(0.3,0.75). The worst case design for a
particular duty ratio is highlighted in black for D∈(0.3,0.75). Clearly, the worst case for
the entire span is D = 0.3, which confirms our previous hypotheses in sections (III)B &
(III)C. For the remainder of this section, subscripts ‘pv’,‘g’,‘p’ and ‘s’ refer to windings
1,2,3 and 4 respectively.
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Table 3.1: Specifications
Parameter Value
fr 0.6
ZMPP 3.5 Ω
fS 100 kHz
Ipv 9.44 A
Jrms 4 A/mm
2
kCu 0.4
µr 1790
f 2.25
Bsat 0.33 T
Figure 3.8: Area Product
For windings 1 & 2, since they have very low ripple, skin effect is considered negligible
and so round conductors are used. The winding sizes were calculated using the following
equations:
dpv =
√
4Ipv
piJrms
; dg =
√
4Ig
piJrms
(3.38)
Foil conductors are used for windings 3 & 4. The skin depth for Copper at 100 kHz
is δ = 0.2mm and the layer porosity factor is chosen to be ηs = 0.9. Then the maximum
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number of turns per layer are:
nlp,max =
⌊
ηs
√
4
pi
lw
dp
⌋ (
dp =
√
4ip,rms
piJrms
)
(3.39)
nls,max =
⌊
ηs
√
4
pi
lw
ds
⌋ (
dp =
√
4is,rms
piJrms
)
(3.40)
Here dp and ds are the diameters if primary and secondary windings were built with
round conductors. lw is the window height of the selected core, with zero air-gap. These
values are used for primary and secondary turns if dp, ds < δ. Otherwise, turns per layer
are given by:
nlp =
ηslw⌊
pidp
2
4δ
⌋ ; nls = ηslw⌊
pids
2
4δ
⌋ (3.41)
Foil widths:
yp =
ηslw
bnlpc ; ys =
ηslw
bnlsc (3.42)
Foil thicknesses:
xp =
pidp
2
4yp
; xs =
pids
2
4ys
(3.43)
Four primary and four secondary layers are interleaved to reduce proximity losses.
For the given solar panel, the design outputs were obtained with a first pass of the
algorithm. The outputs are given in Table II. The air-gap obtained using the flowchart
( when the zero-ripple condition occurs in the input and output currents) is g = 0.63mm.
The core chosen was the standard Ferroxcube E65/32/27.
Finite Element Modelling : The core and wire sizes obtained as a result of the
design procedure only give us a starting point in the design. The air-gap is now tuned
using Finite-Element-Modelling methods for the zero-ripple condition. A flux density
plot as a result of magnetostatic 2-D FEA (Finite-Element Analysis) on the selected
core using ANSYS Maxwell is shown in Fig. 3.9. It can be seen that there is a tendency
for the flux lines to crowd near the inner edges of the core. The extracted mutual
inductances (L13 vs L33), (L24 vs L44) as a result of parametric sweeps of the air-gap
are shown in Fig. 10. The plots of other relevant mutual inductances in equation (2),
such as (L23 vs L34) coincide and are not shown here.
The 2D FEA is approximate in the sense that the current return paths are infinite
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Table 3.2: Design Outputs
Parameter Value
Np 10
Ns 50
Npv 22
Ng 110
xp 0.15 mm
xs 0.208 mm
yp 20 mm
ys 3.1 mm
dg 0.9 mm
dpv 2 mm
Figure 3.9: 2D core structure showing flux densities
and the inductance values are extracted per metre in the z-direction and then multiplied
with z-dimension of the core. However, the computational time is an order of magni-
tude less than its 3D counterpart. According to this analysis, the optimum air-gap is
approximately 1.8mm from Fig. 3.10, where equation (2) holds true.
The 3D FEA is performed using symmetry cuts to reduce computation time. The
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Figure 3.10: plots of the relevant quantities in (2) with 2D FEA
extracted mutual inductances (L13 vs L33)) as a result of parametric sweeps of the air-
gap are shown in Fig. 3.11. The plots of other relevant mutual inductances in equation
(2), such as (L23 vs L34) coincide and are not shown here. The optimum air-gap in this
case is 0.9mm. The air-gap calculated according to the formula g =
N2pµ0Ac
2Lp
− lm2µr from
the flowchart in Fig. 7 is 0.63 mm and this is a bit different to the value obtained by
FEM. The coupling coefficients extracted are as shown in Table III.
where kxy = coupling coefficient between x
th winding and yth winding. The self-
inductances at this air-gap are: L11 = 48.82 µH, L22 = 1.23mH, L33 = 12.68 µH, L44 =
Table 3.3: Coupling Coefficients
Parameter Value
k14 0.50957
k12 0.34138
k34 0.99705
k23 0.51044
k13 0.50738
k24 0.51247
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319 µH.
The leakage parameter l for the completed design is calculated by rewriting (12).
l =
x
f − 2 = 7.2 mm (since
x
2
= 0.9 mm)
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Figure 3.11: plots of the relevant quantities in (2) with 3D FEA
Thermal Validation: The ac part of the peak flux density from (21)-(23) in the
core using (5)-(6) is given by
Bˆac =
2 ∗max(Npip +Nsis)
RAc =
Np∆iM
RAc =
NpfrIpv
DRAc (3.44)
Bˆac,max = Bˆac|D=0.3 = 0.06T while the total Bˆ2|D=0.3 = Bsat =0.33T as shown in
section III(B). The maximum core loss over the temperature range of 25-1000C for this
core material[28] at 100 kHz is 20 mW/cc. The E65/32/27 core has a volume of 79
mm3. This means that the E65/32/27 core has a total maximum core loss of 1.58W.
The ac winding resistances extracted by eddy current analysis in Ansys Maxwell at 100
kHz are given by: Rpv = 6.91 mΩ, Rg = 0.1734 Ω, Rp = 7 mΩ, Rs = 0.1182 Ω. At D=
30
0.3 and at rated power (250W), Ipv = 9.44 A, Ig = 3.9A, ip,rms = 12.34A, is,rms = 2.56
A. The total copper loss is given by PCu = I
2
pvRpv + I
2
gRg + i
2
p,rmsRp + i
2
s,rmsRs = 5.09
W. Then the total magnetic loss is 6.67W. In accordance with [50], we have:
Rθ,rad =
Tcore − Tamb
0.0306a2(0.01T 4core − 0.01T 4amb)
(3.45)
Rθ,conv =
1
0.008a2
(
dvert
Tcore − Tamb
)0.25
(3.46)
Rθ,sa =
Rθ,radRθ,conv
Rθ,rad +Rθ,conv
(3.47)
where Rθ,rad is the radiative heat transfer thermal resistance, Rθ,conv is the convec-
tive heat transfer thermal resistance and Rθ,sa is the sink-to-ambient thermal resistance.
Tcore is the core temperature (uniform throughout[50]) while Tamb is the ambient tem-
perature. The core dimensions a and dvert are described in Fig. 3.4.
Figure 3.12: Sink-to-ambient Thermal Resistance (Rθ,sa)
It is evident from Fig. 3.12 that Rθ,sa is more at lower core temperature than at
higher core temperature. However, the value does not change by orders of magnitude
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with change in core temperature. In fact, Rθ,sa ∈ (0.25, 0.7) for the temperature range
under discussion. For a ballpark estimate, we choose Rθ,sa=0.45
0C/W. Then the max-
imum body temperature rise above ambient of the core is then ∆Tbody,max= 0.45*6.67
= 30C which is insignificant.
Circuit Simulations: The integrated magnetic C´uk converter is simulated in Ca-
dence Pspice with the coupling coefficients extracted above. The FET (Field-Effect-
Transistor) used is IRFB38N20D, while the diode is HFA50PA60C. Energy transfer
capacitors Ca = 47 µF and Cb = 0.22 µF (Refer Fig. 1) are used for simulation.
The simulation results in PSpice using the coupling coefficients extracted by the
FEA in Fig. 3.13 (under three different load conditions) show that the currents Ipv and
Ig are low-ripple. The peak-to-peak ripple percentages are 2 and 3 respectively, which
is much lesser than the standard ripple specification of 20% [54].
Figure 3.13: Simulated Terminal Currents under three different load conditions at D=0.5
Snubber Design and Efficiency: The leakage inductance of the isolation trans-
former can very well destroy the FET and diode. To keep the design simple, passive
R-C damping is chosen. The snubberless design has a parasitic ringing frequency of
5 MHz. The FET and diode snubbers were chosen in accordance with the following
equations:
Rsnub =
√
Lp
Cp
, Csnub =
1
2piRsnub
(3.48)
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where Lp and Cp are the parasitic inductances and capacitances estimated at the
switch nodes in accordance with [55]. The FET snubber was decided to be Rs1 = 0.22
Ω, Cs1 = 5 nF while the diode snubber was chosen to be Rs2 = 22 Ω, Cs2 = 15 nF. The
efficiency vs load current Ig at D = 0.5, obtained from pspice simulations, is plotted in
Fig. 3.14 (the winding resistances are obtained as a result of eddy current analysis in
Maxwell is the ac resistance at 100 kHz). The peak efficiency is 95%.
Ig(A)
2 4 6 8 10 12 14
2
0.7
0.75
0.8
0.85
0.9
0.95
1
Without copper loss
Figure 3.14: Efficiency plots
3.5 Experimental Results
The hardware setup for the integrated magnetic C´uk converter is shown in Fig. 3.15.
An adjustable structure with screw gauges on both sides is used for tuning the air-gap.
The screw gauges have a pitch of 0.1mm. The switch used for S1 in Fig. 3.2 is the
MOSFET IRFB38N20D from Infineon, while the diode used for D2 is HFA50PA60C
from Vishay. The battery is emulated as a load resistor for demonstration purposes.
The Zynq 7000 FPGA along with the IRS 2110 gate driver was used to feed PWM
signals into the C´uk converter. For the PV side inductor winding, American Wire Gauge
(AWG)#14 round magnet wire was used, while for the battery side winding AWG#20
round magnet wire was used. The transformer primary and secondary windings were
wound with rectangular foil wire (.006” x.400” and .007” x .118” respectively). The
self-inductances of the integrated core windings are measured by a network analyzer at
a air-gap of 1.1mm and 100 kHz : L11 = 47.5 µH, L33 =10 µH, L44= 310 µH, L22 =
1.15 mH. This delivers the closest match to the values obtained by 3-D FEM. The C´uk
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Figure 3.15: Hardware Setup and Integrated Magnetic Core
converter input/output waveforms for D = 0.5 are shown in Fig. 16-18 with respect
to the drain-to-source voltages of the switch S1. Figure 3.16 shows the performance at
Vpv = 15 V and Output load resistance = 160 Ω where maximum efficiency is observed.
The input power in this case is 70 W. The waveforms at full rated power (250 W) with
Vpv = 30 V are shown in Fig. 3.17. The input and output current waveforms have very
low fundamental ripple content. The input current has slightly higher ripple because of
non-idealities in the practical development of the circuit, such as finite lead lengths of
the magnetic windings. The output voltage is observed to be low ripple, as expected.
The input and output current ac ripples for the currents in Fig. 3.17 are shown in Fig.
3.18. This is obtained by using the ac coupling option on the current probes. We see
that the fundamental component of the ac ripple, i.e. at the switching frequency is close
to zero as predicted. The higher order ripples are observed due to parasitic ringing and
other converter non-idealities. As seen in Fig. 3.16, these ripples are not evident on the
load current, but more on the input current. ∆ipv (pk-pk)= 0.6 A, or 6.67% of its peak
dc value, which is 9 A. This is far above the recommended benchmark of 20% in [54]
for inductor current ripples. The output voltage ripple is also less than 1%, while the
recommended figure is 5% [54]. The experimental efficiency is 94% at full load, which
very closely matches the simulation efficiency. A qualitative validation of the thermal
analysis in the previous section was obtained by using an infra-red laser thermometer
on the experimental setup which showed that there was no local hot-spot formation in
and around the core.
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Figure 3.16: Input/Output signals at
25% rated power and half the rated
Vpv(15V)
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Figure 3.17: Input/Output signals at
full rated power and full rated Vpv(30V)
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Figure 3.18: ac ripple on input and output currents
Chapter 4
Two-Port Integrated Magnetic
C´uk converter for PV-to-Grid
Applications - Designed by
Geometrical Constant (Kg)
method
4.1 Introduction
DC-DC converters for interfacing PV panels to grid-tied inverters is a fairly common
topic of discussion in contemporary power electronics. The boost converter tends to
be the topology of choice [33, 34]. However,the problem of EMI (electromagnetic inter-
ference) in residential microgrids, as alluded to, in [33, 34] can be addressed better by
the integrated magnetic C´uk converter. The use of this converter is not novel in itself.
An analytical condition on the inductance matrix can be derived which shows that the
zero-ripple operation is theoretically possible, but the design of this magnetic struc-
ture is anything but straightforward. References [44, 45] discuss this, but are mostly
semi-analytical and require several iterations, in addition to a priori estimate of winding
leakages. Lack of a systematic method determining the power converter requirements
into a viable magnetic design has prevented the C´uk converter from being used.
This chapter places emphasis on the magnetic design process in the following way.
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Figure 4.1: Complete System
Section II talks about the general requirements of a PV-to-grid DC-DC converter, and
the inductance matrix requirements for zero-ripple. Section III describes the flux-
reluctance model for the chosen magnetic structure and an approximate zero-ripple
condition. The geometrical constant (Kg) is then derived using these approximate
models in order to provide a systematic approximate design for this converter. The
FEM (Finite Element Modelling) and simulation results are discussed that fine tune
the design of this converter in Section IV. Section V presents conclusion and future
work.
4.2 Description of the Converter
The converter schematic is shown in Fig. 4.1. The steady-state operable duty ratio
is D∈(0.3, 0.75). The upper limit is due to influence of non-idealities on the voltage
conversion ratio, which is typically attributed to current-fed converters, such as the
boost. The lower limit can be attributed to high peak flux density in the core, which
is discussed later. The converter is designed to operate at a DC bus voltage of 340V
at output with a solar panel which has same specifications as the SunModule Plus SW
270 mono (270 W) [56]. As such, this converter can be used for standalone residential
applications among others.
For a four-winding coupled inductor, we have the following set of equations:
v1
v2
v3
v4
 =

L11 L12 L13 L14
L12 L22 L23 L24
L13 L23 L33 L34
L14 L24 L34 L44
× ddt

i1
i2
i3
i4
 (4.1)
The voltages v1, v2, v3, v4 are proportional to each other. For zero-ripple in i1 and
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i2, their time derivatives must be zero at all times. This gives:
nL14 = L24, L23 = L34, L24 = L44, L13 = L33, L14 = L34, nL13 = L23 (4.2)
This says very little about the design process. What we need is a core structure and
a method to do an approximate design which gives us the winding turns and conductor
dimensions for each winding. This is explained in the next section. This reduces the
problem to simply a matter of picking the correct air-gap at which the relationships in
(2)-(3) will hold true, which is done by FEM.
4.3 Principle of Operation and Geometrical Constant
4.3.1 Magnetizing Inductance
The basic idea for zero-ripple is to shift the total interface winding ripple (windings 1
& 2) to the magnetizing inductance of the isolation transfomer (Windings 3 & 4 in Fig.
4.1) as explained by C´uk in [51]. The other quantities are as labeled in Fig. 4.1. If the
peak-to-peak ripple in magnetizing current is ∆iM , then let us impose the requirement
∆iM = fr(i1,rms + ni2,rms) where i1,rms = Ipv; i2,rms = Ig (4.3)
since i1 and i2 are zero-ripple quantities. For a C´uk converter (ideally),
Ig ≈ Ipv(1−D)
nD
; ∆iM =
VpvD
Lpfs
(4.4)
where D = duty-ratio of S, fs = switching frequency, Lp = isolation transformer mag-
netizing inductance. From (4) and (5) we have
∆iM =
frIpv
D
(4.5)
From (4) and (5), then Lp =
D2Zpv
frfs
. Since the converter will most likely operate at the
maximum power point of the PV panel for maximum efficiency, it seems reasonable to
pick
Lp =
D2maxZMPP
frfs
(4.6)
where ZMPP = PV source impedance at maximum power point. Now usually for
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Figure 4.2: Core Structure and Flux Reluctance Model
a PV panel, the stable region is to the right of the MPP (maximum power point). If
the grid voltage is asssumed to be constant throughout, then the maximum duty ratio
of a C´uk converter corresponds to the MPP. Also, from Fig. 4.2, the total reluctance
seen by the primary winding which links the ferrite core is R/2, assuming the air-gap
is large enough. Hence we also have Lp =
2N2p
R .
4.3.2 Core Structure, Zero-ripple and Peak Flux Density
An EE-core with a spacer air gap is chosen for symmetry reasons and tunability as
explained in [45, 46].The core structure and the corresponding intuitive flux-reluctance
model is shown in Fig. 4.2. The reluctances are defined in terms of R = 2xµ0Ac where x2
= spacer airgap. R/2 and R/4 represent the reluctances due to air-gap, while Rl, Rl1
and Rl2 represent those due to leakage. The zero-ripple condition is derived in [53]. It
is given by:
Npv
Np
= f = 2 +
x
l
(4.7)
where l = leakage parameter[4], Npv = No. of turns of winding 1, Np = No. of pri-
mary turns (winding 3). Also Ns(secondary turns(winding 4)) = nNp,Ng(winding 2) =
nNpv. As shown in [9], at quasi steady-state the peak flux densities corresponding to
φ2, φ1, φ are:
Bˆ2 =
NpvIpvfφ2(D) + 2 ∗max(Npip +Nsis)
RAc where fφ2(D) =
2(1.5− 2D)
D
(4.8)
Bˆ1 =
NpvIpvfφ1(D) + 2 ∗max(Npip +Nsis)
RAc where fφ1(D) = 2
(
2− 0.5
D
)
(4.9)
Bˆ =
NpvIpvfφ(D) + 2 ∗max(Npip +Nsis)
RAc where fφ(D) =
1
D
(4.10)
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Figure 4.3: Determination of max. flux density
The second term in the above three expressions is common for all the three limbs.
Assuming that the converter operates close to the MPP of the PV panel, the quantity
NpvIpv is fairly constant. Therefore, fφ2 , fφ1 and fφ decide the peak flux densities in
the core. These functions are plotted in Fig. 4. It is seen that the limb with winding
1 has the most flux density for D <= 0.5 while the limb with winding 2 has the most
flux density for D >= 0.5. The absolute maximum flux density across the three limbs
of the core is Bpeak = Bˆφ1 |D=0.3 for D∈(0.3, 0.75). Another interesting observation is
that the peak flux density increases rapidly beyond D = 0.35. We see why it is a good
choice to limit the minimum value of D to 0.3.
4.3.3 Optimal Window Area Allocation
The fractions of the window area allotted to the windings are αpv (winding 1), αg
(winding 2), αp (winding 3), αs (winding 4). Then the total copper loss is:
PCu,tot =
ρ
AwkCu
(
N2pvI
2
pv(MLT )s
αpv
+
N2g I
2
g (MLT )s
αg
+
N2p I
2
p (MLT )c
αp
+
N2s I
2
s (MLT )c
αs
)
(4.11)
and the respective MLTs (Mean-Length-Per-Turns) are defined according to the
dimensions in Fig. 4.4:
MLTc = 2(a+e)+2(b+e), MLTs = 2(
a
2
+d)+2(b+d), MLT = a+f+b+g (4.12)
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Figure 4.4: Optimal Window Area Allocation
where d = e = f−a2 for the purpose of simplicity. ρ is the resistivity of copper. The
quantity (MLT) is usually specified by bobbin manufacturers for standard transformer
designs on the middle-limb of the EE core. We formulate a Lagrangian similar to [29, 49]
to minimize copper loss.
f(αpv, αg, αp, αs) = PCu,tot(αpv, αg, αp, αs)+ξ1g1(αpv, αg, αp, αs)+ξ2g2(αpv, αg, αp, αs)
(4.13)
where ξ1 and ξ2 are the Lagrangian multipliers. The geometrical constraints are
g1 = αpv + αp + αs − 1 = 0, g2 = αg + αp + αs − 1 = 0 (4.14)
The optimal point (minimum copper loss) occurs where the following conditions are
satisfied:
∂f
∂αpv
=
∂f
∂αg
=
∂f
∂αp
=
∂f
∂αs
= 0 (4.15)
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Solving (15) gives
αpv = αg =
√
ms(N2pvI
2
pv +N
2
g I
2
g )
DCu
, αp =
√
mcNpip,rms
DCu
, αs =
√
mcNsis,rms
DCu
(4.16)
where
DCu =
√
ms(N2pvI
2
pv +N
2
g I
2
g ) +
√
mc(Npip,rms +Nsis,rms)
= Np(f
√
ms(I2pv + n
2I2g ) +
√
mc(ip,rms + nis,rms)) (4.17)
Also ms =
(MLT )s
MLT and mc =
(MLT )c
MLT which denote ratios of MLTs. These ratios are
chosen to be 0.5 in the formulation of the geometrical constant, which is the mean
value of these quantities for a range of EE core sizes[12]. Substituting (16) in (11), the
expression for optimal copper loss is
PCu,opt =
ρ(MLT )D2Cu
AwkCu
=⇒ Aw
MLT
=
ρD2Cu
kCuPCu,opt
=
N2p (fIpv
√
ms(
2D2−2D+1
D2
) +
√
mc(ip,rms + nis,rms))
2
kCuPCu,opt
(4.18)
The expressions for ip,rms and is,rms are derived in [48]. They are:
ip,rms =
√
T1 + T2 + T3 + T4 where T1 = (1−D)I2pv, T2 = D
(
0.5∆iM − (1−D)Ipv
D
)2
(4.19)
T3 = ∆iM
(
0.5∆iM − (1−D)Ipv
D
)
2D −D2
1−D ,T4 = ∆i
2
M
3D −D2 +D3
3(1−D)2 (4.20)
is,rms =
√
T5 + T6 + T7 + T8 where T5 =
(1−D)2I2pv
Dn2
, T6 = (1−D)
(
Ipv
n
+
∆iM
2n
)2
(4.21)
T7 = ∆iM
(
Ipv
n
+
∆iM
2n
)
1−D2
nD
, T8 = ∆iM
2 1−D3
3n2D2
(4.22)
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4.4 Copper Loss Geometrical Constant
Using (7)-(11), and Lp =
2N2p
R , we can obtain the following expression for the geometrical
constant as
It can be shown analytically that Itot and therefore Kg reaches its maximum at
D = 0.3, which conforms to the worst-case duty ratio observation in section(B).
D∈(0.3, 0.5): From (9), we have
N2p =
(
Bˆ1AcR
2(1.5−2D)
D Ipv + 2 ∗max(ip + nis)
)2
(4.23)
D∈(0.5, 0.75): From (8), we have
N2p =
(
Bˆ2AcR
2(2− 0.5D )Ipv + 2 ∗max(ip + nis)
)2
(4.24)
Finally, from (18) and (4) we have for D∈(0.3, 0.75)
N2p =
AwkCuPCu,opt
ρ(MLT )(fIpv
√
ms(
2D2−2D+1
D2
) +
√
mc(ip,rms + nis,rms))
2 (4.25)
Using (23)-(25) and Lp =
2N2p
R , we can show
Kg(D) =
A2cAw
MLT
=
ρLp
2Iˆ2I2tot
4kCuBˆ2PCu,opt
where (4.26)
Bˆ = Bˆ1 if D∈(0.3, 0.5) and Bˆ = Bˆ2 if D∈(0.5, 0.75). Also
Itot = fIpv
√
ms(
2D2 − 2D + 1
D2
) +
√
mc(ip,rms + nis,rms) (4.27)
Iˆ =
2Ipv(1.5−2DD ) + 2 ∗max(ip + nis) if D∈(0.3, 0.5)2Ipv(2− 0.5D ) + 2 ∗max(ip + nis) if D∈(0.5, 0.75). (4.28)
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4.5 Converter Specifications and Design Process
The specifications for the SW 270 mono panel, and other relevant design parameters
chosen were:
Table 4.1: Converter Specifications
fr ZMPP fS Ipv PCu,opt Bsat kCu µr f ρ(Copper)
0.6 3.5 Ω 100 kHz 9.44 A 2.5 W 0.2 T 0.4 1790 2.25 1.724e-6 Ω-cm
The copper loss is chosen to be 1% of the full power capacity, 250 W. The normalized
version of AwMLT is defined as aw =
AwkCuPCu,opt
(MLT )N2p
. It is plotted vs D′ = 1−D in Fig. 4.5.
The plot shows that the worst case happens at D = 0.3, similar to the peak flux density
earlier. The plot of the geometrical constant is shown in Fig. 4.6. Kg1 represents
the geometrical constant if IˆD∈(0.3,0.5) is used for the entire D∈(0.3, 0.75) while, Kg2
represents the geometrical constant if IˆD∈(0.5,0.75) is used for the entire D∈(0.3, 0.75).
It is seen that the worst case happens at D = 0.3 for Kg1, which coincides with the
previous plots of Window Area/Mean-Length-Per-Turn and Core Area.
An iterative design algorithm is outlined in the flowchart of Fig. 4.7. Once an
appropriate core is picked for the worst case design and Np calculated, the air-gap
is computed using an accurate expression of inductance. This is necessary because the
inductance varies very rapidly near zero air-gap and the approximate equation Lp =
2N2p
R
is no longer adequate. However, we cannot use the actual equation in formulating the
expression of geometrical constant because it requires knowledge of the mean magnetic
length and core permeability, but the core is not yet known to us. The validity of the
design is therefore verified by the condition g = x2 <
10lm
µr
. If this condition is satisfied,
it means the approximate equation is valid and hence so is the area product expression.
Additionally, the ratio Npv/Np needs to be fairly accurate, i.e., 2.25, hence the minimum
integer value for Np needs to be 4 in order to have integer number of turns on all the four
windings. If either of these two conditions are violated, Np needs to be increased from
the intial value Np0. However, now there is the additional problem that the windings
will no longer fit in the core window according to (18). Hence a custom version of the
original core with the same geometrical constant, but with a more skewed aspect ratio
is needed as shown in the flowchart of Fig. 4.7.
The design outputs for the given set of converter specifications (Table I) using the
flowchart are given in Table II. The core chosen was the standard Ferroxcube E55/28/25.
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Table 4.2: Design Outputs
Np Ns Npv Ng dpv dg xp xs yp ys
6 30 13 65 2.6 mm 1.2 mm 0.185 mm 0.192 mm 16.7 mm 3.3 mm
Figure 4.8: FEA Results
The wire sizes are chosen according to guidelines given in [48]. Round wires are chosen
for windings 1 and 2 while foil conductors are chosen for windings 3 and 4. dpv and dg
are diameters of windings 1 and 2, xp and xs are foil conductor thicknesses of windings 3
and 4, while yp and ys represent foil conductor heights. The results of FEA on this core
using ANSYS Maxwell are shown in Fig. 4.8. These include plots of the inductances in
(1) vs air-gap. The equations (2) are approximately satisfied at g=x2=1.0mm, as shown
by the black dots in Fig. 4.8. The coupling coefficients are extracted at this air-gap
are used in a PSpice simulation. The peak-to-peak ripple percentages observed in Ipv
and Ig are 1.61% and 3.75% as shown in Fig. 4.9(a). The slightly higher ripple in the
output current is because the output inductor is not connected to perfect DC sources.
Efficiency: The converter is operated without snubber initially, and the peak effi-
ciency is 94% around Rload ≈ 400Ω, although it demonstrates a fairly flat efficiency of
92% up unto that point (Fig. 4.9(b)). For a design with passive R-C snubbers (MOS-
FET snubber : Rs1 = 0.22Ω, Cs1 = 20nF , diode snubber : Rs2 = 22Ω, Cs2 = 5nF , the
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Figure 4.9: Simulation Results: Terminal currents
peak efficiency of 82% (Fig.6) occurs at Rload ≈ 50Ω. The snubbers are chosen accord-
ing to the parasitic ringing frequency observed at the switch nodes, which is usually
around 5 MHz.
Chapter 5
Soft-Switching Scheme in
Three-port Converter with
Integrated Magnetics
5.1 The Active-Clamp Soft-Switching C´uk Converter
The C´uk converter is optimal for PV conversion primarily because of its wide dynamic
range. It is also able to effectively operate as a dc transformer because of clean input
and output currents via means of integrated magnetics [59]. Other improvements on
the basic C´uk converter include the active-clamp technique proposed in [60]. This non-
isolated C´uk converter achieves ZVS turn-on of all the active switches. The isolated
topology proposed in [61] also achieves ZVS turn-on but uses a second transformer and
diode on the input side in addition to the additional components suggested in [60].
The method proposed in [62] for the isolated converter utlises the leakage inductance
of the isolation transformer and the clamp capacitor to achieve resonance. However,
the clamp capacitor is in principle supposed to be a fixed voltage source. Also, none of
these topologies utilise the integrated magnetics extension of the C´uk converter.
A two-port version of this converter was proposed in our earlier work [63]. This
chapter builds extends the work to a three-port design. It presents the analysis, de-
sign and simulation of a three-port integrated isolated C´uk converter (Fig. 5.1) which
uses an active soft-switching method to achieve high efficiency, which is of paramount
importance in a multiport interface. The active-clamp technique is utilised with Cr
47
48
Figure 5.1: ZVS-ZCS Active-Clamp C´uk Converter with Integrated Magnetics
and Lr to achieve ZVS turn-on of the switches S1 and S2 in the active power port. In
addition to this, the input and output inductors L1 and L2 along with the isolation
transformer are integrated into a single magnetic core and the corresponding magnetic
circuit is analysed to achieve nearly-zero ripple on the input and output currents. This
will reduce the demands on the controller as there will be negligible excursion from the
maximum power-point of the PV module. Finally, these devices have reduced voltage
and current stresses on the main switch and allow operation at high frequency.
This chapter focuses on the soft-switching scheme. The magnetics design and zero-
ripple criteria are assumed from the start and not emphasized here, since the method
follows from the preceding chapters.
5.2 Soft-Switching Mechanism
To simplify the analysis, the input and output currents are assumed to be pure dc (the
integrated magnetic structure aids in this approximation and removes the need for bulky
inductors as in [60]). The energy transfer capacitors Ca, Cb, Cl, the clamp capacitor Cl
are also fairly large compared to the snubber capacitors Cr, Cs and Ct, hence they can
be assumed as fixed voltage sources.
The six main stages of the active-clamp converter are shown in Fig. 5.2 and the
expected theoretical waveforms are shown in Fig. 5.3. The switching cycle starts at
t = 0, when switch S1 is turned off. The capacitor Cr is now charged under a constant
current of Ipv + n1Ig + n2Ib.
The charging operation of Cr continues until vCr = Vpv +
Vb
n2
= Vpv +
Vc
n1
. (In this
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Figure 5.2: ZVS-ZCS Intervals
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Figure 5.3: Theoretical Waveforms of the proposed C´uk Converter
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converter, the output voltages Vc and Vb are tightly regulated and are proportional, i.e.,
Vc
n1
= Vbn2 because of the coupled 6-winding magnetic structure.) This happens at t = t1,
when Ds and Dt turn on. In the next interval, Lr and Cr undergo resonance until
vCr = Vpv + VCl at t = t2, when the antiparallel diode of S2 becomes forward-biased.
At this moment, S2 can be turned on at zero-voltage. Thus begins the second quasi-
steady state of the converter. During this time, the current through Lr ramps down
and reverses in direction. It terminates at t = t3, when we turn off S2. This occurs with
ZCS due to the presence of snubber capacitors Cs and Ct on the secondary and tertiary
sides. Now Cr is discharged by the reversed current through Lr until it reaches zero
voltage at t = t4. S1 can be turned on at this time at zero-voltage. The voltage across
Lr has reversed again and become positive. Thus the current through Lr will now ramp
up until it reaches n1Ig + n2Ib, turning D off at t = t5. This returns the circuit to the
state same as the beginning.
5.3 Design Considerations and Simulation Results
In order to make the topology work in the way described in Section 5.2, there are several
design constraints:
1. VCl >
Vc
n1
= Vbn2 for diodes Ds and Dt to turn on before the antiparallel diode of
S2. The clamp capacitor VCl should be precharged to a value higher than
Vc
n1
by
an auxiliary circuit.
2. Since the voltage across Cl is fixed,
∫ Ts
0 iCl dt = 0. This gives VCl ∼ 2(Ipv+n1Ig+n2Ib)Lr(1−D)Ts .
3. For t2 > t1 in Fig.3,i.e., for quasi-resonance to occur in the desired way, we must
have LrCr ≤ 1400pi2fs2 . This along with points (2) and (1) give us design equations
for Lr and Cr.
4. Timing delay between S1 turn-off and S2 turn-on : td ≥
pi
2
+tan−1
(
2pifsLr(Ipv+n1Ig+n2Ib)
Vpv+VCl
)
2pifs
The proposed converter was simulated with the following specifications : Po =
250W,Vpv = 30V,Vc=400V, Vb=240V, n1=13, n2=8. The parameters of the designed
circuit were:
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Figure 5.4: (a) ZVS turn-on of S1 (b) zoomed plot showing ZCS turn-off of S1 (c) ZVS
turn-off of S2 (d) zoomed plot showing ZCS turn-off of S2
Cr = 1nF Cs = 2nF
Cl = 100µF Ct = 2nF
Lr = 0.625µH Lr = 0.625µH
Rc = 1216Ω Rb = 461Ω
Resistances Rc and Rb were chosen to emulate the grid port and battery port currents
respectively. The important waveforms demonstrating the soft-switching capability of
this topology are shown in Fig. 5.4. The waveforms relating to Lr current Cr voltage
are also shown in Fig. 5.5, which confirm the expected theoretical waveforms.
Fig. 5.6 shows that the input current has significantly larger ripple content (15%
peak-to-peak) now compared to the non soft-switching topology discussed in [17]. The
grid and battery currents have lower ripple content (10% peak-to-peak) compared to
the input (PV) current, however, it is still much larger than the corresponding values
discussed in [17]. This trade-off is due to the fact that the ZVS-ZCS components on
the input side of the isolation transformer cause loss of symmetry of the circuit and
the proportionality of the magnetic winding voltage waveforms is somewhat destroyed.
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However, we gain in terms of efficiency of the converter due to the soft-switching features.
Hence, depending on the requirement, the appropriate topology can be chosen. If the
requirement is lower Electromagnetic Interference (EMI), we choose [17], while if the
requirement is higher efficiency, we choose this topology.
Chapter 6
A Modified Three-Port C´uk
Converter with Zero Ripple
Terminal Currents on Two Ports
and Independent Regulation of
Output ports
6.1 Introduction
Renewable integration presents several challenges in terms of improvement of the power
electronic interface. Traditionally, three different dc-dc converters would have been used
for PV, load and the battery. Hence the availability of a suitable multiport DC-DC
converter for a microgrid that can meet the requirements of high efficiency, modularity,
low component count, ease of regulation, is of paramount importance.
The main contribution of this chapter is to propose a non-isolated three-port dc/dc
converter that is capable of interfacing with a PV port, a battery port and a super-
capacitor port. The converter is derived from the parent C´uk topology, and is built
around a partially integrated magnetic core and the addition of an extra bidirectional
switch. The features of the converter include: 1) zero fundamental ripple currents on
two ports (PV and Battery), 2) CCM operation of the PV and Battery port and DCM
operation of the supercapacitor port, 3) Bidirectional power flow at supercapacitor and
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Figure 6.1: Application and Proposed Topology
battery ports, 4) Independent regulation of battery and supercapacitor ports, and 5)
Step-up/step-down dc-dc conversion. The converter is non-isolated and can be made ex-
tremely compact with the use of wide band-gap devices and planar magnetics. As such,
it is an ideal candidate for the application described in Fig. 1): A storage augmented
modular microconverter for interfacing to a grid-tied inverter. B1, B2, ...Bn are bat-
teries which represent distributed storage while C1, C2, ...Cn are supercapacitors which
can tolerate high current ripple and some amount of voltage fluctuation. Since superca-
pacitors are normally not available for high voltage ratings, stacking them up in series
as in Fig. 6.1 can generate a high dc-bus voltage for the inverter to work with. The
connection terminals are showed by means of appropriately colored dots. The proposed
DC-DC converter is tasked with power management between each PV module and its
corresponding supercapacitor and battery, which includes battery charging/discharging
and maximum power point tracking (MPPT) operation of the PV panel as is necessary
in appropriate modes of operation. The supercapacitor voltage is allowed to float at a
value required by the central DC-AC inverter. It is the job of the DC-AC inverter to
regulate the DC bus voltage [57], i.e., the sum of the voltages on C1, C2, ....Cn. Addi-
tionally, the proposed topology can also be a candidate for a power management system
in a futuristic application like a solar vehicle with hybrid battery/supercapacitor energy
storage. However, it is to be noted that this converter is not proposed as a dual-input
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converter, i.e., we cannot have the following scenarios:(i) PV and supercapacitor port
simultaneously charging the battery, (ii) PV and battery simultaneously feeding power
into the supercapacitor/grid port. This happens because with varying nominal voltages
at two ports feeding power, there can be competing voltages driven at the point of
common coupling from the two input sources.
The rest of the chapter is organized as follows. Section 5.2 describes the motiva-
tion and steps involved in the development of the converter and theoretical waveforms.
Section 5.3 deals with the magnetics design. Section 5.4 talks about the various power
modes. Section 5.5 describes the simulation results while Section VI deals with experi-
mental results.
6.2 Converter Description
The original motivation for a multiport converter was a completely integrated magnetic
three-port C´uk converter as proposed in our earlier work [46]. However, although it
offered zero fundamental ripple currents on all three ports, it also suffered from a draw-
back in terms of the application proposed in this paper. This was due to the fact that
the voltages on the output ports were tightly coupled, which is a direct consequence of
the zero-ripple condition which requires all the magnetic winding voltages to be pro-
portional [45]. The onus is to decouple the grid/supercapacitor port voltage from the
battery port voltage so as to let it be regulated by the inverter stage [57], while still
maintaining zero-ripple currents on the PV and battery terminals. The grid port can
sink a significant amount of current ripple, due to the presence of the large dc-bus ca-
pacitor [33] and hence the zero-ripple requirement can be relaxed for this terminal of
the three-port interface. This is achieved with the addition of the extra diode D4 to
force the current through Lc into DCM. In the original uncoupled topology, all the ports
simultaneously go into CCM or DCM when the sum of all the terminal inductor currents
goes to zero [45]. With a completely integrated magnetic structure, all the port induc-
tor currents are zero-ripple and obviously in CCM for any steady-state. By breaking
the magnetic structure into a three-winding coupled inductor (represented by the three
self-inductances Lpv, LM , Lb and a single inductor Lc as shown in Fig. 6.2, Lg no longer
has voltage waveforms across it which are proportional to the voltages across the other
magnetic windings. The converter is also made bidirectional at the battery and super-
capacitor ports by addition of switches S2, S3, Sb1, Sb2, Sb3, Sb4, Sc1, Sc2, Sc3, Sc4 and D4
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Table 6.1: Converter Operation Modes
Switch Mode I Mode II Mode III
S1 PWM OFF OFF
D1 ON OFF OFF
S2 ON ON PWM
D2 PWM PWM PWM
S3 ON PWM ON
D3 PWM PWM PWM
S4 PWM ON OFF
D4 PWM ON OFF
Sb1 ON ON OFF
Sb2 OFF OFF ON
Sb3 OFF OFF ON
Sb4 ON ON OFF
Sc1 ON OFF ON
Sc2 OFF ON OFF
Sc3 OFF ON OFF
Sc4 ON OFF ON
(marked in red in Fig. 6.2). Please note that none of the labelled switches in Fig. 6.2
represent body diodes.
6.2.1 Mode I : PV to Supercapacitor and Battery
The PWM waveforms for this mode are shown in Fig. 6.3. Interval 1 denotes the time
interval when PWM switch S1 is on. At t = DTS , S1 is turned off. The diodes D2
and D3 turn on simultaneously at this time to conduct ic and ib respectively. The
input current ipv is divided between diodes D2 and D3. The branch consisting of LM
carries the ripple current of the Lpv and Lb. There is no dc current flowing through LM .
At t = D2Ts, the current through Lc goes to zero and the supercapacitor port enters
DCM, thereby commencing the start of the final interval 3. In order to find out the
steady-state dc voltages across the energy transfer capacitors Ca, Cb and Cc, consider
the following:
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Figure 6.2: Evolution of Proposed Topology
• From Kirchoff’s voltage law (KVL) around the input loop consisting of Vpv, D1, Lpv, Ca
and LM , vCa = Vpv.
• From KVL around the output loop consisting of Vb, Lb, Cb and LM , vCb = Vb.
• Since D2 and D3 turn on at t = DTs, from KVL around Cc, D3, LM , Cb and
D2, vCc = vCb = Vb.
We now derive the converter steady-state voltage conversion ratios for the two ports.
From volt-sec balance on Lc, we have the average voltage
< vLc >= 0 =⇒
Vc
Vpv + Vb − Vc =
D
D2
(6.1)
The average current through Lc is
< ic >= Ic =
Vc
R
=
∆ic(D +D2)
2
(6.2)
where ∆ic is the peak-to-peak current ripple in Lc and R is the load resistance which
models the dc current that flows into the dc bus capacitor of the DC-AC inverter at the
supercapacitor port. Application of positive volt-seconds during interval 1 gives
∆ic =
VpvDTs
Lc
(6.3)
From the CCM voltage conversion ratio between the PV port and the battery port,
we have
Vb =
DVpv
1−D (6.4)
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Solving (1)-(4), we have
Vc = DVpv
√
RTS
(1−D)Lc (6.5)
6.2.2 Mode II : Supercapacitor to Battery
In this mode, the polarity of the supercapacitor terminal is reversed by turning on
Sc2, Sc3 and turning off Sc1, Sc4. Turning off S1 prevents any kind of current flow in the
direction of the PV terminal (also aided by D1). The converter is made to operate in
CCM by keeping S4 on all the time, similar to a conventional C´uk converter. This is
because we would like to have duty-ratio control of the battery port while charging it
from a supercapacitor, which now behaves as the input port. The voltages across all the
windings are proportional as shown in Fig. 6.4. There are two distinct PWM intervals.
Due to the integrated magnetics design, the ac ripple in the battery current is shifted
to LM , making the battery current ripple free. The CCM conversion ratio between the
supercapacitor and battery is given by:
Vb =
DVc
1−D (6.6)
6.2.3 Mode III : Battery to Supercapacitor
In this mode, the polarity of the supercapacitor terminal is reversed by turning on
Sb2, Sb3 and turning off Sb1, Sb4. Turning off S1 prevents any kind of current flow in the
direction of the PV terminal (also aided by D1). Since the supercapacitor port is driven
here by the battery port, it is more likely for this port to operate in DCM. There are
three PWM intervals as shown in Fig. 6.5. Due to the integrated magnetics design,
the ac ripple in the battery current is shifted to LM , making the battery current ripple
free (refer Fig. 6.5), although the shape of iM changes to discontinuous here. The
DCM conversion ratio between the battery and supercapacitor is derived below. The
peak-to-peak ripple in ic is given by:
∆ic =
(Vb + VCb − Vc)DTs
Lc
(6.7)
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Figure 6.4: PWM intervals and waveforms (Mode II)
and
∆ic =
VcD2Ts
Lc
(6.8)
Also in DCM, the following holds:
∆ic
2
(D +D2)Ts =
Vc
R
(6.9)
The final condition is
1
Ts
∫ Ts
0
iCcdt = 0 (6.10)
where
iCc =

−ic if 0 < t < DTs
Ib if DTs < t < (D +D2)Ts
0 if (D +D2)Ts < t < Ts
(6.11)
Using (11) in (10) yields
Vb + VCb − Vc =
2D2IbLc
DTs
(6.12)
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Figure 6.5: PWM intervals and waveforms (Mode III)
From (7) & (8) we get
(Vb + VCb − Vc)D = VcD2 (6.13)
Using (13) in (12),
Vc =
2LcIb
DTs
(6.14)
Assuming the converter to be ideal, i.e. VbIb =
V 2c
R , the final voltage conversion ratio
in DCM is given by
Vc
Vb
=
DRTs
2Lc
(6.15)
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6.3 Magnetics Design
Having established the basic operation of the converter in the various modes, we now
describe the design procedure of the magnetic components, which is an integral part of
the converter.
6.3.1 Design of the three-winding coupled inductor
This design procedure is adopted in many ways from our earlier work in [48]. The three-
winding coupled inductor structure can be described in terms of the following equations: v1v2
v3
 =
L11 L12 L13L12 L22 L23
L13 L23 L33
× d
dt
 ipvib
iM
 (6.16)
where Ljj = self-inductance of j
th winding, Ljk = mutual inductance between j
th
and kth winding (j 6=k), and j, k∈{1, 2, 3}. L11 corresponds to Lpv, L22 corresponds to
Lb and L33 to LM .
The voltages v1, v2, v3 are proportional to each other [45]. Hence we have v1 = v2 =
v3. For zero-ripple in ipv and ib, their time derivatives must be zero at all times. This
provides the following analytical condition for the inductances defined in (8):
L13 = L23 = L33 (6.17)
Although achieving these conditions in the inductances is the end goal, they are not
very helpful in the actual magnetic design process. We need a core structure and a
method to do an approximate design which gives us the winding turns and conductor
dimensions for each winding. This is explained in the next section. Once the core
size and the winding sizes and turns are known, we can use Finite-Element-Modelling
(FEM) methods to obtain the right air-gap and the correct design.
The Area-Product Method[48, 49] is modified from its classical inductor design coun-
terpart in to design this 3-winding coupled inductor structure. The formulation of the
Area-Product requires consideration of the following:
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Figure 6.6: Uncoupled C´uk converter
Magnetizing Inductor
The basic idea for zero-ripple is to shift the current ripple in windings 1 & 2 (PV and
Battery inductors) to the ”magnetizing” inductor (winding 3) via a coupled magnetic
pathway as explained by C´uk in [51]. For this purpose, initially we consider that the
input and output inductors are kept separate from the magnetizing inductor in an
uncoupled C´uk converter as in Fig. 6.6, and we designed the input and output inductors
according to their ripple specification (same for both), for the peak-to-peak ripple in
each, we would have:
∆iLpv = frIpv (6.18)
∆iLb = frIb,max (6.19)
where fr = fraction of dc value of the corresponding inductor currents, and Ipv and
Ib are the dc values of the currents through windings 1 and 2 respectively. If the peak-
to-peak ripple in magnetizing current is ∆iM , due to the ripple steering effect [18] in
the coupled inductor, we have
∆iM = ∆iLpv + ∆iLb = fr(Ipv + Ib) (6.20)
The coupled inductor is designed assuming that the full rated power of the converter
flows through the battery port, i.e., the supercapacitor port is inactive. Then for a fully-
efficient C´uk converter,
Ib,max =
Ipv(1−D)
D
where D = duty-ratio of S1 (6.21)
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During the interval when S1 is on, a voltage of Vpv is applied across the magnetizing
inductor, since the steady state voltage across Ca (Fig. 6.1) is Vpv. This gives:
∆iM =
VpvD
Lpfs
(6.22)
where fs = switching frequency, Lp = isolation transformer magnetizing inductance.
From (12)-(13) we have
∆iM =
frIpv
D
(6.23)
From (14) and (15), then
LM =
D2Zpv
frfs
(Zpv = PV source impedance) (6.24)
Since the converter will operate at the maximum power point of the PV panel for
maximum utilization, it seems reasonable to pick
LM =
D2maxZMPP
frfs
(6.25)
where ZMPP = Zpv at maximum power point. For a PV panel, the stable region of
operation is to the right of the maximum power point (MPP) on the P-V curve. Since
the grid voltage is asssumed to be constant throughout, operation at maximum duty
ratio of a C´uk converter corresponds to the MPP (hence DMPP = Dmax).
Core Structure, Zero-ripple and Peak Flux Density
An EE-core with the same air gap across all the limbs is chosen for symmetry reasons
and tunability as explained in [45]. The windings are placed as shown in Fig. 6.7. At
very low air-gap, the inductances vary rapidly and the design point is not suited for the
zero fundamental ripple current condition on windings 1 & 3. The corresponding flux-
reluctance circuit is obtained by removing several negligible leakage flux components
and clubbing together the others similar to [45]. The reluctances are defined in terms
of a reluctance parameter R, where
R = 2x
µ0Ac
(
x
2
= spacer airgap) (6.26)
R/2 and R/4 represent the reluctances due to air-gap in the three limbs, while
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Figure 6.7: Core Structure and Flux Reluctance Model
Rl, Rl1 and Rl2 represent those due to leakage as shown in Fig. 6.7. The zero-ripple
condition derived in [53] dictates that:
Npv
NM
= 2 +
x
l
= f (6.27)
where l = “leakage parameter”[45]. The leakage parameter has the dimensions of
length and models the center limb leakage flux path, i.e., Rl = lµ0Ac . ‘f ’ is a turns ratio
which is later used in deriving the area product.
Npv = No. of turns of winding 1, NM = No. of turns of winding 3, Nb = No. of turns
of winding 2. Npv is chosen equal to Nb to simplify the design.
Applying KCL and KVL to the magnetic circuit of Fig. 6.7 yields:
Npvipv + φ1
R
2
+ φ
R
4
+NM iM = 0 (6.28)
Nbib + φ2
R
2
+ φ
R
4
+NM iM = 0 (6.29)
φ = φ1 + φ2 (6.30)
Solving (28)-(30) for φ1, φ2 and φ yields the following equations:
φ1 =
1.5Npvipv − 0.5Nbib +NM iM
R (6.31)
φ2 =
1.5Nbib − 0.5Npvipv +NM iM
R (6.32)
φ =
Npvipv +Nbib + 2(NM iM )
R (6.33)
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Peak flux densities are needed to in order to find the correct winding area Ac. To
find them, we assume :
• ipv and ib are purely dc, i.e., < ipv >= ipv,rms = Ipv, < ib >= ib,rms = Ib
• The converter is 100% efficient: VpvIpv = VcIc + VbIb.
• VbVpv = D1−D . This equation ceases to be valid beyond D > 0.75 due to the influence
of parasitic resistances.
Let us define rp =
VbIb
VpvIpv
. Thus 0 < rp < 1. Using the above assumptions, we can
show that (Refer Appendix A) at quasi-steady state the peak flux densities correspond-
ing to φ2, φ1, φ are
Bˆ1 =
NpvIpvfφ1(D, rp) + 2 ∗max(NM iM )
RAc where fφ1(D, rp) = 3−
(1−D)rp
D
(6.34)
Bˆ2 =
NpvIpvfφ2(D, rp) + 2 ∗max(NM iM )
RAc where fφ2(D, rp) =
3rp(1−D)
D
− 1(6.35)
Bˆ =
NpvIpvfφ(D, rp) + 2 ∗max(NM iM )
RAc where fφ(D, rp) = 1 +
rp(1−D)
D
(6.36)
The second term in the above three expressions is common for all the three limbs.
Assuming that the converter operates close to the MPP of the PV panel, the quantity
NpvIpv is fairly constant. Therefore, the unitless quantities fφ2 , fφ1 and fφ decide the
peak flux densities in the core. These functions are plotted in Fig. 6.8. It is seen that
the limb with winding 2 has the most flux density for D <= 0.5 while the limb with
winding 1 has the most flux density for D >= 0.5. The absolute maximum flux density
across the three limbs of the core is Bpeak = Bˆφ2 |D=0.3 for D∈(0.3, 0.75).
Window Area
Windings 1 & 3 are in the left window of the EE-core while windings 2 & 3 are in
the right window as shown in Fig. 6.9. Using equation (19), the window area can be
expressed as (kCu is the fill factor and Jrms is the current density in all the windings)
Aw1 =
NpvIpv +NM iM,rms
kCuJrms
=
aw1fNMIpv +NM iM,rms
kCuJrms
(6.37)
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Figure 6.8: Determination of max. flux density
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Figure 6.9: Window Area Determination (rp = 1)
if the left window is used to design the core, and
Aw2 =
NbIb +NM iM,rms
kCuJrms
=
aw2fNMIpv +NM iM,rms
kCuJrms
(6.38)
if the right window is used to design the core. Using the definition of rp, (13) and
(19), we obtain aw1 = 1 and aw2 =
rp(1−D)
D . It is evident that aw1 and aw2 decide which
69
window area is larger and at what duty ratio. These are plotted in Fig. 6.9 as a function
of D, with the worst case value of rp = 1. It is seen that selecting aw2 (henceforth Aw2)
at D = 0.3 takes care of the entire design space, since in the actual physical core, both
window areas are identical. The final expression is:
max(Aw) = Aw2|D=0.3 =
(
NbIb +NM iM,rms
kCuJrms
)∣∣∣∣∣
D=0.3
(6.39)
It is seen that the worst cases occur at D = 0.3 for both peak flux density and
window area. Hence it would be a natural choice to define the worst case area product
at this point, as will be demonstrated in the next section.
Area Product
For D∈(0.3, 0.5) we obtain From (27),
NM =
Bˆ2AcR(
3− (1−D)rpD
)
Ipv + 2 ∗max(iM )
(6.40)
From (30) & (31) (window area),
NM =
Aw2kCuJrms
rp(1−D)
D Ipv + iM,rms
(6.41)
The total core reluctance at sufficiently large air-gap seen by winding 3 can be
evaluated to R/2. This is true when x2 > 10lmµr , where lm is the mean magnetic path
length of the EE core and µr is the relative permeability of the Ferrite Core. This
condition is derived in Appendix (B). Hence the primary magnetizing inductance is
LM =
2N2M
R (6.42)
From (32)-(34), we can deduce the area product:
Ap(Area Product) = AcAw =
LMIIˆ
2BˆkCuJrms
(6.43)
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where Bˆ = Bˆ2 for D∈(0.3, 0.5). Also
Iˆ =
(
3− (1−D)rp
D
)
Ipv + 2 ∗max(iM ) (6.44)
and
I =
rp(1−D)
D
Ipv + iM,rms , iM,rms =
∆iM
2
√
3
(6.45)
for D∈(0.3, 0.5). ∆iM is the peak-to-peak ripple in the magnetizing inductor current
as labelled in Fig. 6.3. It can be seen that Ap is a complex function of D, provided the
parameters of the PV panel are provided. The quantities I and Iˆ reach their maximum
at D = 0.3, as discussed in the subsections (3) & (4). LM is calculated in accordance
with (17) and is a constant. Hence Ap reaches its maximum at D = 0.3.
An iterative design algorithm is outlined in the flowchart of Fig. 10. Once an ap-
propriate core is picked for the worst case design and NM calculated, the air-gap is
computed using an accurate expression of inductance (see Appendix(B)). This is neces-
sary because the inductance varies very rapidly near zero air-gap and the approximate
equation (34) is no longer adequate. However, we cannot use the actual equation in
formulating the expression of area product because it requires knowledge of the mean
magnetic length and core permeability, but the core is not yet known to us. The validity
of the design is therefore verified by the condition g = x2 <
10lm
µr
. If this condition is
satisfied, it means the approximate equation (34) is valid and hence so is the area prod-
uct expression. Additionally, the ratio Npv/NM needs to be fairly accurate, i.e., 2.25,
hence the minimum integer value for NM needs to be 4 in order to have integer number
of turns on all the four windings. If either of these two conditions are violated, NM
needs to be increased from the intial value NM0. However, now there is the additional
problem that the windings will no longer fit in the core window according to (29)-(30).
Hence a custom version of the original core with the same area product, but with a
more skewed aspect ratio is needed as shown in the flowchart of Fig. 6.10.
6.3.2 Design of the DCM port inductor Lc
The supercapacitor port will operate in DCM for all value of Ic. This condition is given
by:
∆ic > 2Ic,max (6.46)
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Figure 6.10: Core Selection and Winding Design Flowchart
Using (2)-(3), this can be simplified to
Lc <
DminVpv
2Ic,maxfs
(6.47)
6.3.3 Converter Specifications and Design Process
The specifications for the SW 270 mono panel [56], and other relevant design parameters
chosen were:
The material used is the 3C94 power ferrite available from Ferroxcube. The Ferrite
is designed for use up to 300 kHz, beyond which core losses become significant. The
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Table 6.2: Converter Specifications
fr ZMPP fS Ipv Jrms Bsat kCu µr f
0.6 3.5 Ω 100 kHz 9.44 A 4 A/mm2 0.33 T 0.4 1790 2.25
choice of factor f was due to guidelines given in [45]. Please note that although Bsat for
3C94 material is specified as 0.47 T in the datasheet, a derating factor of approximately
70%[58] is applied to take into account thermal degradation, which means the actual
value of Bsat used in the design is 0.33 T.
For windings 1 & 2, since they have very low ripple, skin effect is considered negligible
and so initially round conductors are chosen. The winding diameters were calculated
using the following equation:
dpv = db =
√
4Ipv
piJrms
(6.48)
Foil conductor is initially chosen for winding 3 & 4. The skin depth for Copper at
100 kHz is δ = 0.2mm and the layer porosity factor is chosen to be ηs = 0.9. Then the
maximum number of turns per layer is:
nlM,max =
⌊
ηs
√
4
pi
lw
dM
⌋ (
dM =
√
4iM,rms
piJrms
)
(6.49)
Here dM is the diameter if the magnetizing inductor winding was built with round
conductors. lw is the window height of the selected core, with zero air-gap. These values
are used for primary and secondary turns if dM < δ. Otherwise, turns per layer are
given by:
nlM =
ηslw⌊
pid2M
4δ
⌋ (6.50)
Foil width is given by
yM =
ηslw
bnlMc (6.51)
while foil thickness is given by:
xM =
pid2M
4yM
(6.52)
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For the given solar panel, the design outputs were obtained with a first pass of the
algorithm. The outputs are:
Table 6.3: Design Outputs
NM Npv Nb dpv db xM yM Core
8 18 18 1.7 mm 1.7 mm 0.2 mm 1.1 mm Ferroxcube E42/21/15
For the actual design shown in Fig. 6.11, we use foil windings in place of the round
conductors which are difficult to bend around corners, and litz wires in place of the foil
conductor in order to reduce proximity effect because the center winding current has
high ripple content. For this particular design, since we have only one layer as per the
design algorithm for the center winding, proximity effect is not a concern. For designs
with more than a layer, foil conductors significantly reduce converter efficiency since no
interleaving is possible as in the case of a transformer [29]. The foil conductors used to
make this integrated inductor have dimensions of 0.0065”X0.1076” which are the closest
match to the cross-sectional area of the round wires. 40/41 Litz Wire is used to make
the magnetizing inductor winding.
Figure 6.11: Core
Finite Element Modelling : The air-gap is now tuned using Finite-Element-
Modelling methods for the zero-ripple condition, similar to [48]. The extracted mutual
inductances (L13 vs L23), (L13 vs L33) as a result of parametric sweeps of the air-gap
are shown in Fig. 6.12.
It is seen that the inductances overlap fairly well below g =1 mm. Hence that
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Figure 6.12: plots of the relevant quantities in (2) with FEA
removes the need for an accurate air-gap arrangement. Any no-mex tape with thickness
less than 1 mm can used for the spacer air-gap. As for the DCM inductor Lc, a value
of 15 µH is chosen for the current set of converter requirements. A Wurth Electronik
WE 1541 inductor is used for the same.
6.4 Simulation Results
The proposed modified C´uk converter is simulated in Pspice. The mutual inductor used
in the simulation has the following values:L11 L12 L13L12 L22 L23
L13 L23 L33
 =
47µH 1µH 22µH1µH 47µH 22µH
22µH 22µH 22µH
 (6.53)
This corresponds to an air-gap of 0.3 mm according to Fig. 6.12. Actual models of
devices are used in the simulation. The FET (Field-Effect-Transistor) switches used are
the IRFP140N, while the diodes used are Vishay V12P12. Energy transfer capacitors
Ca = Cb = Cc = 47 µF (Refer Fig.1) are used for simulation. The supercapacitor port
is emulated by means of a resistance of 200 Ω while the battery port is emulated by
means of a resistance of 10 Ω. A diode-R-C snubber (R=20 Ω, C=20 nF) is used across
Lc to dampen oscillations in the current when transitioning to DCM.
The simulation results in PSpice for an input voltage of Vpv = 30V and D = 0.5 are
shown in Fig. 6.13 for Mode I. The currents Ipv and Ib are low-ripple. The peak-to-peak
ripple percentages are 2 and 3 respectively, which is much lesser than the standard ripple
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specification of 20% [54]. The output voltages and inductor voltages are also shown.
The DCM output voltage is much higher than the CCM output voltage, as expected
according to [29].
Time
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Figure 6.13: Simulated Terminal Currents and Inductor Voltages (Mode I)
Mode II is simulated in Fig. 6.14 for input Vc = 30V and D = 0.5. The ripple
in ic is fairly high, but the conversion ratio is CCM as defined in section II. Mode III
is depicted in Fig. 6.15, the results conforming to the waveforms shown in Fig. 6.5,
with the addition of parasitic ringing in DCM (damped by the addition of a snubber as
discussed earlier).
6.5 Experimental Results
The experimental prototype is shown in Fig. 6.16. Power MOSFETs IRFP140N are
used for implementing switches S1, S2, S3 and S4, while the diodes D1, D2, D3 and D4
are implemented using V12P12 from Vishay. Gate Drivers IRS2110 are used for feeding
PWM signals into S1, S2 and S3 while optoisolator FOD8001 and isolated gate driver
FAN7390 are used for S4.
Table 6.4: Converter Specifications
Vpv Rc fS Rb D
30V 246 Ω 100 kHz 12.2 Ω 0.5
The C´uk converter input/output waveforms for the parameters enlisted in Table IV
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Figure 6.14: Simulated Variables for Mode II
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Figure 6.15: Simulated Variables for Mode III
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Figure 6.16: Experimental Prototype
are shown for Mode I. Fig. 6.17 shows the currents on the CCM ports, i.e., PV and
battery. The input and output current waveforms have very low fundamental ripple
content. The ripple values are shown by means of zoomed versions of ipv and ib in
figures 6.18 and 6.19 respectively. This is obtained by using the ac coupling option on
the current probes. The peak-to-peak ripple percentage in ib is 0.066/2.5=2.64% while
the peak-to-peak ripple in ipv is 0.1/3=3.33% which is far below the prescribed limit
in [27]. The DCM inductor current and voltage are shown in figure 6.20 and a zoomed
version of the current is shown in 6.21. The voltage vLc has a small positive value when
S1 is on, then a large negative value when diodes D2 and D3 conduct and finally zero
for the rest of the PWM interval, similar to Fig. 6.3. The current decay interval is
rather small and there is the expected parasitic ringing when the inductor current is
zero. The experimental efficiency is calculated using the following formula:
η =
V 2b
Rb
+ V
2
c
Rc
VpvIpv
A couple of curves are shown in Figures 6.22. The efficiency tends to be greater
when the converter operates in deep DCM. With the higher value of Rb, there is a peak
in efficiency while with the lower Rb, the curve is strictly monotonic. The waveforms for
Modes II and III are shown in Figures 6.23 and 6.24. The Corresponding PWM signals
and the currents ib and ic are shown in each mode, confirming the theoretical analysis
and simulations.
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Ch1(Blue):Vgs Ch3(Pink):ipv Ch4(Green):ib
Figure 6.17: near zero-ripple currents at PV and battery ports
Ch1(Blue):Vgs Ch3(Pink):ipv Ch4(Green):ib
Figure 6.18: ac ripple in ib : 10 A/V
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Ch1(Blue):Vgs Ch3(Pink):ipv Ch4(Green):ib
Figure 6.19: ac ripple in ipv : 100 A/V
Ch1(Blue): Vgs Ch2(Cyan): vLc Ch4(Green): iLc
Figure 6.20: DCM port inductor waveforms
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Ch1(Blue): Vgs Ch4(Green): iLc
Figure 6.21: Zoomed version of the inductor current showing the DCM entry and par-
asitic ringing
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Figure 6.22: Efficiency Plots
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Ch1(Blue):Vgs Ch3(Pink):ib Ch4(Green):ic
Figure 6.23: Waveforms for Mode II
Ch1(Blue):Vgs Ch3(Pink):ib Ch4(Green):ic
Figure 6.24: Waveforms for Mode III
Chapter 7
Other Hybrid High Step-up
Transformerless Topologies
7.1 Introduction
With the advent of wide band-gap devices [64], highly compact low-profile dc-dc con-
verters are becoming an exciting new research area in power electronics. So far, these
converters have been able to penetrate applications like Light Detection and Ranging
(LiDaR), point-of-load, Class D Audio and in some cases, wireless power [65]. Availabil-
ity of superior semiconductor materials such as Gallium Nitride has pushed the switching
frequencies of non-isolated dc-dc converters upto tens of MHz, as demonstrated in [66].
However, all advances in semiconductor technology are not very useful if limited by
parasitics in passive devices. This is exactly what happens in isolated dc-dc converters
requiring transformer isolation, such as in PV-to-grid applications [31, 32]. The high
step-up ratio requires a large number of primary and secondary layers on the isolation
transformer. Usually these layers are interleaved to reduce proximity losses, which can
otherwise become significant [29]. The interleaving causes an increase in interwinding
capacitance, and ultimately limits the switching frequency of the converter to usually
around 100-200 kHz , beyond which the transformer starts to exhibit capacitive behavior
[67].
The way around it is to propose non-conventional power electronics topologies, which
borrow some ideas from low power circuits such as switch-capacitor dc-dc converters.
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Figure 7.1: 4-stage Cascade Multiplier
The rest of this chapter focuses on a couple of disruptive topological innovations. Sec-
tion 7.2 gives a brief introduction to the villard cascade voltage multiplier circuit [68].
Section 7.3 talks about the proposed half-bridge and full-bridge diode-capacitor C´uk
converters and their operation principles. Section 7.4 compares the proposed topologies
with Middlebrook’s topology [30].
7.2 A Brief Recap of the Villard Cascade Multiplier Cir-
cuit
The basic voltage multiplier circuit is shown in Fig. 7.1. The basic stages in the build
up of the output voltage Vo are shown in Fig. 7.2. It requires four cycles of operation
of the square pulse voltage waveform at input (with amplitude Vin) to achieve a steady
dc voltage of Vo = 4Vin.
The transient buildup of Vo is described as follows.
1. negative input (−Vin): The C1 capacitor is charged through diode D1 to Vin
(potential difference between left and right plate of the capacitor is Vin)
2. positive input (Vin): the potential of C1 adds with that of the source, thus charging
C2 to 2Vin through D2.
3. negative input: potential of C1 has dropped to 0 V thus allowing C3 to be charged
through D3 to 2Vin.
4. positive input: potential of C2 rises to 2Vin (analogously to step 2), also charging
C4 to 2Vin. The output voltage (the sum of voltages under C2 and C4) rises until
4Vin is reached.
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Figure 7.2: Transient Buildup of Output Node Voltage
Hence a high-step up ac-to-dc conversion is achieved without the use of transformer
isolation. We use the same concept in the following sections and combine it with a PWM
feature in order to achieve the voltage conversion ratio of an isolated C´uk converter,
which is nD1−D .
7.3 The Half-Bridge Flying Capacitor C´uk Topology
A notable issue with charge-pump circuits is the voltage droop due to loading at output,
which is an inherent feature of the converter and cannot be corrected by closed-loop
control [69].
The topology and the requisite PWM pulses are shown in Fig. 7.3 and Fig. 7.4
respectively. The features of the topology can be broken into sub-parts:
1. The basic C´uk converter consisting of inductors Lpv, Lg, LM , energy transfer ca-
pacitors Ca, Cb and the PWM switches S1 and S2. In the original C´uk converter,
S1 and S2 would be combined into a single switch S.
2. The 4-stage diode-capacitor ladder consisting of D1 to D4 and C1 to C4.
3. The half-bridge voltage balancing capacitors Chb1 and Chb2, and the corresponding
switches Shb1 and Shb2, which are complementary PWM signals with 50% duty-
ratio at the input of the diode-capacitor ladder.
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Figure 7.3: Half-Bridge Flying Capacitor C´uk Topology
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Figure 7.4: PWM waveforms
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4. The flying capacitor Cs which generates an extra volt-second balance term during
one PWM interval so as to generate the desired conversion ratio of nD2(1−D) . This
will become clear in the next section.
5. The proportional voltage waveform across the magnetic windings is still main-
tained from the original C´uk converter, which means that an integrated magnetic
version of the converter can be developed.
Converter Operation and Voltage Conversion Ratio
The half-bridge circuit consisting of Ca, Cb, S1 and S2 generate a symmetrical bidirec-
tional square wave VAB as shown in Fig. 7.4. This square wave is fed to the input of
the diode-capacitor ladder circuit (in this case a 4-stage one) as shown in Section 7.2.
This actually charges the flying capacitor Cs to a value 4 ∗ Vpv/2 = 2Vpv. This charge
is replenished during the S1 low interval while it is depleted to some extent during S1
high interval. The steady-state dc conversion ratio is derived by volt-second balance
across Lpv. This gives
< vLpv >= 0 =⇒ D(Vpv + VCs) + (1−D)(−Vg) = 0 (7.1)
Since VCs = 2Vpv,
Vg
Vpv
=
3D
1−D (7.2)
For a n-stage diode capacitor ladder, we have
Vg
Vpv
=
(n2 + 1)D
1−D (7.3)
7.4 The Full-Bridge Flying Capacitor C´uk Topology
The topology and the requisite PWM pulses are shown in Fig. 7.5 and Fig. 7.6 re-
spectively. The features of the topology are exactly the same as in the half-bridge
case, except that the half-bridge generation circuit is replaced by a full-bridge topol-
ogy. Again, the proportional voltage waveform across the magnetic windings is still
maintained from the original C´uk converter, which means that an integrated magnetic
version of the converter can be developed.
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Table 7.1: Specifications
Parameter Value
Lpv = LM = Lg 500 µH
Ca = Cb = C 100 µF
fS 100 kHz
Cs 200 µF
C1 = C2 = C3 = C4 200 µF
Vpv 30V
n 4
R 50 Ω
Converter Operation and Voltage Conversion Ratio
The full-bridge circuit consisting of switches Sfb1 − Sfb4 generate a symmetrical bidi-
rectional square wave VAB as shown in Fig. 7.6. This square wave is fed to the input of
the diode-capacitor ladder circuit (in this case a 4-stage one) as shown in Section 7.2.
This actually charges the flying capacitor Cs to a value 4Vpv. This charge is replenished
during the S1 low interval while it is depleted to some extent during S1 high interval.
The steady-state dc conversion ratio is derived by volt-second balance across Lpv. This
gives
< vLpv >= 0 =⇒ D(Vpv + VCs) + (1−D)(−Vg) = 0 (7.4)
Since VCs = 4Vpv,
Vg
Vpv
=
5D
1−D (7.5)
For a n-stage diode capacitor ladder, we have
Vg
Vpv
=
(n+ 1)D
1−D (7.6)
7.5 Simulation Results
The simulation results for a full-bridge converter with the simulation parameters enlisted
in Table I are shown next in Fig. 7.7:
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Figure 7.8: High Step-up Transformerless C´uk converter proposed by Middlebrook [30]
7.6 Comparison with Middlebrook’s Topology
The C´uk converter is unique compared with the conventional buck, flyback and other
converters in that it utilizes capacitive rather than magnetic energy transfer. It is this
property that permits the capacitance voltage divider feature to be incorporated. The
circuit, shown in Fig. 7.8, is a “voltage step-up” C´uk converter in which the energy
transfer capacitors Ca, Cb and Cc are charged in parallel and discharged in series. Each
extra capacitor requires two extra transistors and one extra diode. For N energy transfer
capacitors, the voltage conversion ratio is given by
Vg
Vpv
=
ND
1−D (7.7)
A preliminary comparison between the two topologies proposed in this chapter and
Middlebrook’s topology are shown in Table 7.2 for the same voltage conversion ratio.
For convenience, we will denote Middlebrook’s topology as TM , the proposed half bridge
topology as Thb and the proposed full bridge topology as Tfb. It is evident that for
higher step-up, i.e., n > 3 the half-bridge wins in terms of switch count. The full-bridge
has two extra switches , however, it has two less bulky energy storage capacitors and
no voltage-balancing issues to deal with. Plus, full-bridge semiconductor modules are
readily available on the market, making it a more easier converter to implement.
However, this is only a very preliminary comparison and switch current and voltage
stresses need to be investigated in the circuit. Another factor is that the PV panel
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Table 7.2: Comparison
TM Thb Tfb
Transistors 2n 6 8
Diodes n n n
needs to, atleast, periodically supply large currents to charge the capacitors C1 − C4.
According to the topology, there is no inherent current limiting mechanism. This is
usually not a problem for signal processing circuits where such topologies are normally
used. A resonant charging inductor Lc is inserted into the circuits 7.4 and 7.5 in order
to control this charging current. The desing of the indcutor is a tradeoff which needs to
be investigated in order to make the case for these topologies. Nevertheless, it makes
an exciting new area of research.
Chapter 8
Conclusion and Future Work
Multi-port Converters are becoming extremely popular in recent literature for their ap-
plications in renewable energy power distribution. This can be attributed to their plug
and play capability, and being able to interface widely nominal voltages. However the
onus is to reduce the part count and integrate the components as much as possible,
without sacrificing the power quality, reliability or efficiency.This thesis addresses this
need by arguing the case for variants of the C´uk Converter as a promising topology in
this regard. All the topologies have the advantage of a completely or atleast partially
integrated magnetic structure, which reduces part count, improves efficiency and have
enhanced performance in terms of emulating a perfect DC-DC transformer, which is the
principal goal of a switched-mode converter. Although the converter promises some very
exotic features, it also brings with it unforeseen complexity of designing the magnetics.
This thesis proposes two methods derived from the area-product and geometrical con-
stant, which are completely analytical and are, for the first time, ready-to-be-adopted
methods in industry for the design of these zero-fundamental-ripple integrated magnetic
converters. This thesis also proposes three novel topologies, exploring the utilization of
DCM and hybrid flying capacitor topologies which further expedite the adoption of this
extremely intriguing power converter topology.
8.1 Conclusion
Chapter 2 introduces the concept of magnetic integration and discusses the advantages
of having such a structure. The basic idea for this integration lies behind the fact
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that windings with proportional voltage waveforms can be coupled onto a single mag-
netic structure. This is actually the reversal of the cause-and-effect in a two-winding
transformer. The idea can obviously be extended to three windings. This idea is demon-
strated in the basic C´uk topology. The magnetic scaling law quantitatively demonstrates
the advantages to be gained in power density of such a structure. We also delve deeper
to find that an improvement in performance can also be obtained in terms of zero-ripple
terminal currents, apart from the gain in power density. However, although the circuit
equations (inductance matrix model) can be solved to yield a condition, it does not say
much about the actual design.
With the conclusions of Chapter 2, Chapter 3 explains a ready-to-implement area
product approach for a two-port integrated magnetic C´uk Converter while still adhering
to the circuit equations. The type of core, inductance matrix requirement for zero-ripple,
saturation flux density, finite-element-modelling, window area are all taken into account
to provide a comprehensive analytical procedure for a range of duty-ratio and other
specifications catered to a PV-to-battery application. The results of FEA and Pspice
simulations have proved the method to be accurate and hardware ready. The zero-ripple
condition has been verified with sufficient accuracy in hardware. An investigation into
the efficiency of this converter, as well as the relevant passive snubber and thermal
design has also been discussed.
In chapter 4, we deal with a different method of designing the integrated magnetics,
but for the same application. The method takes into account peak flux density, peak-
to-peak ripple in the magnetizing inductance and also optimizes the copper loss. The
results of FEA and Pspice simulations have proved the method to be accurate and
hardware ready. Hardware design should be fairly straightforward from this point.
Future work entails generalizing the design for bidirectional power flow (for battery
etc.), as well as for a PV-to-battery application.The design method can also be upgraded
based on optimizing the copper as well as core loss of the converter including proximity
effects. This will utilize the Kgfe approach [29, 49]. Additionally, the method can be
compared against traditional methods such as the area product.
Even with this performance improvement, it remains to be seen whether further
efficiency improvements can be added, especially by soft-switching. In Chapter 5 such
a scheme is explained, for a three-port integrated magnetic topology. A similar scheme
had already been discussed in [63, 71] for a two-port version of this converter. This
chapter extends the same work to three ports. Some new components are added, an
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extra switch and clamp capacitor to achieve ZVS turn-on of the switches. Also a high-
frequency resonant snubber branch is added for achieving close to ZCS turn-off of the
switches. All these reduce switch voltage stresses. However, there is also an inherent loss
of symmetry in the converter structure once the components are added. This affects the
“proportional voltage waveform” requirement for the zero-ripple while adding efficiency
enhancement. This tradeoff is the investigation of the simulation in this chapter.
In chapter 6, we move away to a different direction so as to add some more useful
features to the three-port C´uk converter instead of single-mindedly focusing on the
magnetics design. A modified version of a three-port C´uk converter has been proposed
for interfacing PVs with battery storage and a supercapacitor port which forms part
of dc-bus for a microinverter architecture. The converter possesses the highly desirable
zero fundamental ripple current property on two of its ports (PV and battery) of our
earlier work [18] while it also investigates a combined CCM-DCM operation in order to
interface with a grid-tied inverter. Additionally, it is also demonstrated how to operate
this converter with just two active ports (supercapacitor and battery) for bidirectional
power flow. The magnetics design of the three-winding coupled inductor is crucial and
is descirbed in depth. Finite Element Modelling and Analytical Area-Product Methods
are used to design this integrated inductor. The operation of the converter in steady-
state is confirmed by means of simulation and experimental results. The experimental
efficiency of this converter in various modes is also dealt with.
The penultimate chapter of this thesis, Chapter 7, deals with some disruptive in-
novations in power converter circuit topologies to bring the blessings of wide band-gap
devices and planar magnetics to multi-port power conversion for renewables to interface
with grid and storage. A couple of topologies are proposed which utilize some diode-
capacitor circuits to achieve a high step-up while still maintaining the basic properties
of PWM C´uk converters. Simulation results are shown which confirm these. These
topologies are compared with a topology structure proposed by Middlebrook [30] which
show that our topologies have a lower switch count, especially for high step-up PV
applications.
8.2 Future Work
There is a plethora of future research incentives for such a topology. More specifically,
these are:
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• Isolated version of the three-port non-isolated C´uk converter proposed in Chapter
6. Hardware results for the same.
• Using the Kgfe method to design the magnetics.
• Investigation of combinations of the two inductor topologies, Sepic, C´uk and Zeta.
This means one of the three-ports can be a Sepic or Zeta port, depending on the
load requirement. Then all the topologies need to be evaluated against standard
benchmarks of efficiency and EMI.
• Hardware validation of the topologies proposed in Chapter 7.
• Switched-capacitor versions of the converter topologies proposed in Chapter 7.
This means that the factor n can be reconfigurable, leading to an elegant high
step-up converter with the use of wide band-gap semiconductor technology.
• Dynamic small-signal modelling and power management for the three-port con-
verter. A prominent paper in this regard is [70].
• Investigation into a four-port extension of such a converter. Probably requires a
unique magnetic structure and the extra-port can be incorporated into the circuit
by means of Middlebrook’s extra-element theorem.
Chapter 9
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Appendix A
Derivation of peak flux densities
Bˆ2, Bˆ1 and Bˆ:
Since ipv and ig are purely dc, the peak quantities of φ2, φ1 and φ can be written as:
φˆ2 =
1.5NgIg − 0.5NpvIpv
R +
max(Npip +Nsis)
R (A.1)
φˆ1 =
1.5NpvIpv − 0.5NgIg
R +
max(Npip +Nsis)
R (A.2)
φˆ =
NpvIpv +NgIg
R +
2 ∗max(Npip +Nsis)
R (A.3)
Using VgIg = VpvIpv and n =
Vg(1−D)
VpvD
, we have the following set of equations:
1.5NgIg − 0.5NpvIpv = NpvIpv
(
2(1.5− 2D)
D
)
(A.4)
1.5NpvIpv − 0.5NgIg = NpvIpv
(
2− 0.5
D
)
(A.5)
NpvIpv +NgIg = NpvIpv
(
1
D
)
(A.6)
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Replacing the first terms in (A.1)-(A.3) using (A.4)-(A.6), we have
Bˆ2 =
2φˆ2
Ac
=
NpvIpvfφ2(D) + 2 ∗max(Npip +Nsis)
RAc
Bˆ1 =
2φˆ1
Ac
=
NpvIpvfφ1(D) + 2 ∗max(Npip +Nsis)
RAc
Bˆ =
φˆ
Ac
=
NpvIpvfφ(D) + 2 ∗max(Npip +Nsis)
RAc
where
fφ2(D) =
2(1.5− 2D)
D
(A.7)
fφ1(D) = 2
(
2− 0.5
D
)
(A.8)
fφ(D) =
1
D
(A.9)
Appendix B
Expression for Magnetizing
Inductance
From Fig. 3, the exact expression for the magnetizing inductance of the isolation trans-
former, or the self-inductance of the transformer primary winding, is given by
Lp =
N2p
Rg +Rm (B.1)
whereRg andRm are the reluctances due to the air-gap and ferrite core respectively.
They are defined as follows:
Rg = x/4
µ0Ac
, Rm = lm
µ0µrAc
(B.2)
Equation (34) is valid when the reluctance contribution from the ferrite core is
negligible. In other words, this is true when
Rg > 10Rm =⇒ x
2
>
10lm
µr
(B.3)
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Appendix C
Derivation of ip,rms and is,rms:
Ipv
ip
is
DTs
D'Ts
Ig
-nIg+0.5ΔiM
-nIg-0.5ΔiM
-n-1Ipv+0.5n
-1ΔiM
-n-1Ipv-0.5n
-1ΔiM
ΔiMiM
Figure C.1: Transformer Primary, Secondary and Magnetizing (referred to primary)
Current Waveforms
ip,rms = √√√√∫ D′Ts
0
I2pv
dt
Ts
+
∫ Ts
D′Ts
(
− nIg + ∆iM
2
− ∆iM t
DTs
)2
dt
Ts
=
√
T1 + T2 + T3 + T4 where (C.1)
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T1 = (1−D)Ipv2 (C.2)
T2 = D(0.5∆iM − (1−D)Ipv
D
)
2
(C.3)
T3 = ∆iM (0.5∆iM − (1−D)Ipv
D
)
2D −D2
1−D (C.4)
T4 = ∆iM
2 3D −D2 +D3
3(1−D)2 (C.5)
is,rms = √√√√∫ D′Ts
0
(
−Ipv
n
− ∆iM
2n
+
∆iM t
DTs
)2
dt
Ts
+
∫ Ts
D′Ts
I2g
dt
Ts
=
√
T5 + T6 + T7 + T8 where (C.6)
T5 =
(1−D)2Ipv2
Dn2
(C.7)
T6 = (1−D)(Ipv
n
+
∆iM
2n
)
2
(C.8)
T7 = ∆iM (
Ipv
n
+
∆iM
2n
)
1−D2
nD
(C.9)
T8 = ∆iM
2 1−D3
3n2D2
(C.10)
Appendix D
Derivation of peak flux densities
Bˆ2, Bˆ1 and Bˆ in non-isolated
TPC:
Since ipv and ib are purely dc, the peak quantities of φ1, φ2 and φ can be written as:
φˆ1 =
1.5NpvIpv − 0.5NbIb
R +
max(NM iM )
R (D.1)
φˆ2 =
1.5NbIb − 0.5NpvIpv
R +
max(NM iM )
R (D.2)
φˆ =
NpvIpv +NgIg
R +
2 ∗max(NM iM )
R (D.3)
Using Npv = Nb and rp =
VbIb
VpvIpv
, we have the following set of equations:
1.5NpvIpv − 0.5NbIb = NpvIpv
(
1.5− 0.5rp 1−D
D
)
(D.4)
1.5NbIb − 0.5NpvIpv = NpvIpv
(
1.5rp
1−D
D
− 0.5
)
(D.5)
NpvIpv +NgIg = NpvIpv
(
1 + rp
1−D
D
)
(D.6)
109
110
Replacing the first terms in (D.1)-(D.3) using (D.4)-(D.6), we have
Bˆ1 =
2φˆ1
Ac
=
NpvIpvfφ1(D, rp) + 2 ∗max(NM iM )
RAc
where fφ1(D, rp) = 3−
(1−D)rp
D
(D.7)
Bˆ2 =
2φˆ2
Ac
=
NpvIpvfφ2(D, rp) + 2 ∗max(NM iM )
RAc
where fφ2(D, rp) =
3rp(1−D)
D
− 1 (D.8)
Bˆ =
φˆ
Ac
=
NpvIpvfφ(D, rp) + 2 ∗max(NM iM )
RAc
where fφ(D, rp) = 1 +
rp(1−D)
D
(D.9)
Appendix E
Magnetic Circuit Analysis and
Derivation of Zero-Ripple
Condition:
The spacer air-gap is x/2, while the cross-section area is S (Fig.3). We define the
following parameters:
R =
x
µ0S/2
, Lm =
N2
R
(E.1)
Figure E.1: Effective three-winding structure and zero-ripple circuit
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Table E.1: Magnetic Circuit
Parameter Description
l leakage parameter
Bm saturation flux density
L center leg inductance
S center-leg cross-section
N no. of turns of transformer primary
N1 no. of turns of input inductor winding
I1 input inductor dc current
I2 output inductor dc current
I isolation transformer magnetizing current
x/2 spacer air gap
L11
i1 l12
l23l13
1:n2
1:n3
-
v1
+
-
v2
+
+
v3
-
i2
i3
Figure E.2: Three-winding extended cantilever model
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E.1 The Dual-Inductance/Cantilever Circuit Model
The merits of the extended cantilever model are discussed in [52]. The extended can-
tilever model contains the correct number of parameters, n(n+1)/2 required to describe
a n-winding magnetic structure. The model is completely general in that it can be re-
lated to the inductance matrix. It also has the advantage that each parameter in the
model can be measured directly by means of open-circuit and short-circuit tests, and
that leakage inductances can be found. Such a model of the 3-winding structure is
shown in Fig.5. The parameters can be measured using a network analyzer without
performing ill-conditioned numerical computations. Winding 1 is the center winding,
while Windings 2 and 3 are the ones on the outer legs.
Open-Circuit Test:
n1 = 1, n2 =
v2
v1
, n3 =
v3
v1
(E.2)
where
v1 = voltage applied across winding 1
v2 = open-circuit voltage across winding 2, and
v3 = open-circuit voltage across winding 3.
Short-Circuit Test:
l12, l23, l13 are the leakage inductances described in Fig.5. Each lij is measured by a
short circuit test, i.e., driving the ith winding with an ac voltage source and measuring
the short circuit current on the jth winding with the appropriate phase considerations
[52].
lij =
1
s
1
ninj
vi(s)
ij(s)
(E.3)
Apart from these, we have
l2 = n
2
2(l12‖l23), l3 = n23(l13‖l23) (E.4)
which are the Thevenin inductances seen at Ports 2 and 3 (Fig.5).
Now the ripple across winding j is given by ∆ij ∝ (1− αj) , where j = 2, 3. [15]
where
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α2 =
l2
n2l12
+
l2
n3l23
(E.5)
α3 =
l3
n3l13
+
l3
n3l23
(E.6)
Figure E.3: Dual Inductance Model
The dual-inductance model (Fig. E.3) is obtained by a duality transformation from
the flux-reluctance (physical) model shown in Fig.4(a)[45]. Comparing the cantilever
model (Fig. E.2) with the dual inductance model(Fig. E.3), we have
l12 = l13 =
Ll(4Lm + Ll)
2Lm
(E.7)
l23 = 2l12 (E.8)
n2 = n3 =
N1
N
.
2Lm
4Lm + Ll
(E.9)
Substitute l12, l13 from (17)-(20) into (14)-(16). Then equating α2 = α3 = 1 provides
zero-ripple currents at Terminals 2 and 3. This yields
n2 = n3 = 1 =⇒ N1
N
= 2 +
x
l
(E.10)
Note that this is equivalent to setting the voltage across the outer winding leakage
inductances Ll1 and Ll2 to zero in Fig. E.3.
